A A A
Overview Research Teaching Publications Personal
Address:
4765 BBB Building, 2260
Hayward Avenue, Ann Arbor
MI 48109-2121, USA

Tel: +1 (734) 763-2107
Fax: +1 (734) 763-8094

e-mail:
pinakimazum AT
gmail DOT com

Sample Journal Publications:

  1. Electrodynamic Modeling of Spoof Plasmonics
  2. RTD ModelingTechnique
  3. Full-Chip Thermal Modeling for CMOS
  4. RTD Circuit Design Techniques
  5. Double-bit ECC in Giga-bit DRAM Chips
  6. VLSI Standard Cell Placement Algorithms
  7. Quantum SPICE Simulator
  8. Parallel Parametric Testing of DRAM Chips
  9. Optimal Tapering of Transistors in CMOS Circuits
  10. VLSI Interconnect Modeling Using Differential Quadrature Method
  11. Electromagnetic Coupling of VLSI Interconnect
  12. Active Terahertz Switch Using Liquid Crystal
  13. Terahertz Spoof Surface Plasmon Polariton
  14. Terahertz Active Switch Based on Waveguide-Cavity-Waveguide
  15. Plasmonic Nanowire
  16. Plasmonic Nanoparticle Chain
  17. Gate Leakage current Modeling for Nanoscale CMOS FET
  18. Quantum Dot Modeling
  19. Parallel Genetic Algorithm for VLSI Cell Placement
  20. Quantum Dot Architectures for Motion Detection
  21. Built-in Self-Testing of CAM Memories
  22. Built-in Self-Repairable Memory Compiler
  23. Self Writing in Memristor Crossbar Memory
  24. Memristor-Based Position Detector
  25. RTD-based Keeper Design for Domino Logic with Improved Noise Performance
  26. Quadtree Datastructure for VLSI and Image Processing
  27. Genetic Algorithm for VLSI Cell Placement
  28. Self-Repair Technique for VLSI Processor Arrays
  29. Multivalued Adder Design Using RTD's
  30. RTD-based Low-Power and High-Speed Memory System

Cataloging of Journal Publications:

(To access a paper, click on the numeral)

  1. CMOS Memory Testing and Reliability:
    2. 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | 16 | 17 | 107
  2. CMOS VLSI Layout Automation:
    3. 19 | 20 | 21 | 22 | 24 | 25 | 26 | 27 | 28 | 29 | 30
  3. CMOS VLSI System Design Issues:
    4. 33 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 72 | 78
  4. Quantum Tunneling Devices and Systems:
    5. 18 | 49 | 50 | 53 | 54 | 55 | 56 | 59 | 63 | 64 | 65 | 68 |
  5. Nanoelectronic Neuromorphic Circuits:
    6. 69 | 70 | 71 | 73 | 75 | 76 | 77 | 79 | 80 | 81 | 82 | 105
  6. Nanomagnetic Memory and Systems:
    7. 83 | 84 | 85 | 86 | 87 | 88
  7. Terahertz Technology and Applications:
    8. 89 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 102 | 106

** Mazumder's Master Thesis on Multicore Interconnection and Layout
** Commercial Impact of Research on Memory Systems

Books:

  1. Genetic Algorithms for VLSI Design, Layout & Test Automation
    (Hardcover) by Pinaki Mazumder and Elizabeth Rudnick
  2. Testing and Testable Design of High-Density Random-Access Memories
    (Hardcover) by Pinaki Mazumder and Kanad Chakraborty
  3. Fault Tolerance and Reliability Techniques for High-Density Random-Access Memories
    (Hardcover) by Kanad Chakraborty and Pinaki Mazumder
  4. Learning in Energy-Efficient Neuromorphic Computing, 2019
    (Hardcover) by Nan Zheng and Pinaki Mazumder
  5. Neuromorphic Circuits for Nanoscale Devices, 2019
    (Hardcover) by Pinaki Mazumder, et al.
  6. Handbook of VLSI Routing Techniques -- Serial and Parallel Models, 2018
    (Hardcover) by Ramachandran Venkateswaran and Pinaki Mazumder