Abstract—The adoption of hardware accelerators, such as FPGAs, into general-purpose computation pipelines continues to expand, but programming models for these devices lag far behind their CPU counterparts. While high-level synthesis (HLS) can help port some legacy software, many programs perform poorly without manual, architecture-specific optimization. We propose an end-to-end approach combining dynamic and static analyses to learn a model of functional behavior for off-the-shelf legacy code and synthesize a hardware description from this model. Our prototype implementation can correctly learn functionality for string kernels that recognize regular languages and provides a near approximation otherwise. We evaluate our prototype tool on a benchmark suite of real-world, legacy string functions mined from GitHub and successfully synthesize—without modification or annotation—over 80% (72% exactly and a further 11% approximately). Traditional HLS, only after extensive modification and custom testbench generation, can synthesize the same number of benchmarks, but with results that have higher hardware requirements and lower maximum clock rates.

I NTRODUCTION

The confluence of several factors, including the significant increase in data collection, demands for real-time analyses by business leaders, the effective end of Dennard Scaling, and the slowdown in Moore’s Law density scaling, have led to the increased use of hardware accelerators, including Field-Programmable Gate Arrays (FPGAs), which offer a reconfigurable substrate of logic blocks and storage elements. FPGAs in high-performance computing are primarily used to synthesize application- or domain-specific accelerators; however, successful adoption currently requires additional architectural knowledge for effective programming and configuration. Frameworks that reduce the need for architectural knowledge or manual optimization would boost the adoption of these devices.
Adopting hardware accelerators into existing application workflows requires porting code to these new programming models. Unfortunately, porting legacy code remains difficult. The primary programming model for FPGAs remains Hardware Description Languages (HDLs) such as Verilog and VHDL. HDLs have a level of abstraction akin to assembly-level development on traditional CPU architectures. Despite providing high throughputs, programming with HDLs can be tedious to write correctly and optimize.

Higher levels of abstraction for programming FPGAs have been achieved with high-level synthesis (HLS) [1], languages such as OpenCL, and frameworks such as Xilinx’s SDAccel. While HLS may allow existing code to compile for FPGAs, it still requires low-level knowledge of the underlying architecture to allow for efficient implementation and execution of applications [2]. Therefore, there is a need for a new programming model that supports porting of legacy code, admits performant execution on hardware accelerators, and does not rely on developer architectural knowledge.

In this article, we extend our AUTOMATA SYNTH framework to support end-to-end (source-to-FPGA) synthesis of Boolean string kernels (functions from strings to booleans) and present a new empirical comparison with HLS. These kernels represent a class of functions with applications ranging from high-energy physics to network security and bioinformatics. AUTOMATA SYNTH uses a new approach for synthesizing and executing code on FPGAs. Unlike HLS, which statically analyzes a program to produce a hardware design, AUTOMATA SYNTH both dynamically observes and statically analyzes program behavior to synthesize a functionally-equivalent hardware design. Our approach combines recent advances in state machine acceleration [3], query-based learning of state machines [4], and formal methods [5]. Our algorithm features a formal correctness proof [6].

We evaluate our end-to-end prototype on a suite of string kernels mined from GitHub. We compare the performance of AUTOMATA SYNTH with a commercial HLS tool. Our evaluation demonstrates that AUTOMATA SYNTH outperforms current-generation HLS tools in terms of hardware utilization and especially in programmer time and effort.

BACKGROUND AND RELATED WORK

AUTOMATA SYNTH employs a novel combination of tools and techniques from multiple computing disciplines. To the best of our knowledge, this is the first framework to combine model learning algorithms, software verification, and architectures for high-performance automata processing. We position our work in the context of related efforts from each area.

Finite Automata

We model the behavior of legacy source code using deterministic finite automata (DFAs) to enable efficient acceleration with FPGAs. A DFA processes input data by repeated application of a state transition function with each subsequent symbol in the input string. If an accepting state is active after all input characters have been processed, the DFA accepts the input (i.e., the input matches the pattern encoded by the DFA).

Accelerators for Finite Automata

There is substantial research on the acceleration of finite automata computation. Reconfigurable computing has emerged as an effective platform for accelerating this form of computation, and automata have enabled the acceleration of a wide variety of applications across many domains [3].

Rahimi et al.’s Grapefruit framework enables high-throughput automata processing using modern FPGAs [3]. While supporting high performance, input problems must be phrased in an explicit state machine model, which is uncommon in extant software. Indeed, writing an automaton has been demonstrated to be error-prone and difficult [7], thus leaving an abstraction gap and hindering widespread adoption of automata processing accelerators.

State Machine Learning Algorithms

State machine learning attempts to learn a state machine representation of a software or

---

1https://www.khronos.org/opencl/
3https://github.com/kevinaangstadt/automata-synth
hardware system. These algorithms are a subset of model learning and have been the subject of study for several decades [8]. The most common approach is to use active learning in which the model is learned by performing experiments (tests) on the software or system to be learned. State machine learning has been applied widely, from internet banking to describing machine learning classifiers [8]. Learning an equivalent state machine from software remains challenging, and most approaches employ approximations [4].

Program Synthesis and Verification

Program synthesis is a holistic term for automatically generating software from some input description. Many approaches employ counterexample-guided inductive synthesis (CEGIS) to produce a solution. CEGIS iteratively constructs candidate solutions that are tested (typically via formal methods) for equivalence. We note that CEGIS is largely equivalent to the techniques used in the model learning community.

There has been significant research and engineering effort applied to making these techniques scalable, including using bounded or iterative techniques to address recursive control flow [5]. Most closely related to our work has been the use of bounded model checking to verify string-processing web applications; however, this work often focused on secure information flow rather than constraints over strings [9].

A related body of research focuses on extracting program behavior from legacy code for acceleration using domain-specific languages (DSLs), an approach referred to as verified lifting. General lifting approaches, however, often target CPUs and GPUs rather than FPGAs [10].

High-Level Synthesis for FPGAs

High-Level Synthesis (HLS) allows for FPGA development at a much higher level of abstraction (e.g., C) than HDLs [1] and has been demonstrated to reduce development time [11]. However, the performance of designs constructed using HLS can be unimpressive, requiring significant annotation and optimization [2]. HLS tools may also not support all features of the source language (e.g., recursion and dynamic data structures), meaning that legacy code must be refactored before HLS can apply. Although HLS does reduce the effort required to target FPGAs over HDLs, there is still a significant amount of work required to adapt C-like code to run on FPGAs. Unlike HLS, our approach of decoupling existing software design with the final FPGA representation allows AUTOMATA SYNTH to generate performant code with minimal rework.

LEARNING STATE MACHINES FROM LEGACY CODE

We present AUTOMATA SYNTH, a framework for synthesizing hardware descriptions from off-the-shelf, legacy code implementing regular languages. Our approach extends Angluin’s L* algorithm [4] by (1) using bounded software model checking with incremental unrolling to implement one of its assumptions, (2) using software testing to implement another of its assumptions, and (3) transforming learned models into DFAs for hardware synthesis.

L* Primer

Because many of our framework decisions and results depend on the formulation of Dana Angluin’s foundational L* algorithm [4], we sketch it briefly.

At its core, the L* algorithm relies on a minimally adequate teacher (MAT) to answer two kinds of queries about a held-out regular language, L. First, the MAT must answer membership queries, yielding a Boolean value indicating if the queried string is a member of L. Second, the MAT must answer conjecture or termination queries.4 Given a candidate regular language A, the MAT responds with true if A = L or responds with a counterexample string for which A and L differ. (Since automata learning is used in applications where L is not a DFA, this query typically cannot be resolved by standard DFA equivalence checking.) Member queries are used to construct a structured observation table. Then, the table is directly transformed into a candidate automaton for a termination query. If the MAT responds with a counterexample, the counterexample string and its prefixes are added to the observation table. The

4These are also called equivalence queries, but we avoid this term to prevent confusion with similar uses of the term in software verification.
process repeats until the MAT responds to a termination query affirmatively. The final automaton is minimal and accepts the learned language.

AUTOMATA{SYNTH} Problem Description

In this subsection, we formalize the problem of learning a state machine from a legacy Boolean string kernel: a function that takes one string argument and returns a Boolean value:

\[ \text{kernel} : \text{string} \to \text{bool} \]

We assume that the source code for this function is provided and that the function halts and returns a value on all inputs (i.e., kernel is an algorithm). If \( \text{kernel} \) recognizes a regular language, \( \text{AUTOMATA}{SYNTH} \) returns a state machine, \( M \), with equivalent behavior to \( \text{kernel} \): for all \( s \in \Sigma^* \), \( M(s) = \text{kernel}(s) \). For runs which exceed a resource budget or expose incompleteness in the underlying theorem prover (including functions that are non-regular), our prototype implementation alerts and provides approximate equivalence, where \( M(s) = \text{kernel}(s) \) when the length of \( s \) is less than an arbitrary fixed length. We have formally proven that our framework produces an equivalent DFA for input kernels that recognize regular languages [6]. Our empirical evaluation demonstrates that real-world legacy string kernels either recognize regular languages, or our tool can produce approximations of the original functions.

Figure 1 presents a worked example of \( \text{AUTOMATA}{SYNTH} \) learning a kernel function that matches all strings within a hamming distance of two from “aba”. Execution of \( \text{kernel} \) (membership queries) produces an initial candidate automaton, which is correct for a subset of inputs. In this example, five termination queries (and additional membership queries) iteratively refine the candidate automaton.

Using Source Code as a MAT

We extend Angluin’s \( L^* \) algorithm to learn a DFA representation of a legacy string kernel by constructing a MAT that can answer membership and termination queries for a string kernel.

Membership Queries.

We observe that a membership query for a string, \( s \), may be implemented by executing the legacy kernel on \( s \): the result returned by the function is the answer to the query. For C-style languages, we interpret Boolean values in the standard way (i.e., 0 is \text{false} and other values are \text{true}).
We found that compiling the kernel to a shared object and then invoking the function dynamically provided the best stability in our experiments.

**Termination Queries.**

At the heart of our problem formulation is the challenge that a legacy string kernel does not admit a direct means for answering termination queries. For example, our initial efforts found testing alone (which is applicable for some domains of model learning [8]) often incorrectly answered termination queries in this use case. Our insight is that verification strategies from software model checking can test for equivalence between the kernel and a candidate automaton.

Traditionally in verification, equivalence would be proven using bisimulation or interleaving of the automaton and the source kernel. However, this formulation presupposes that the “state transitions” are directly encoded in the source code and can be aligned with the state transitions in the candidate automaton. We do not make this assumption in our problem definition, and we prefer an approach that does not require manual annotation. To broadly support legacy code, we do not even assume that the states of the equivalent automaton are visited “in order” during the execution of the legacy kernel.

We observe that a counterexample \( t \in \Sigma^+ \) is in either in \( L(\text{kernel}) \) or \( L(M) \) but not in both, and thus will always satisfy the constraint \( t \in L(\text{kernel}) \oplus L(M) \), where \( \oplus \) is the symmetric difference operator. Therefore, we ask the software verifier to prove that there is no execution of \( \text{kernel} \) such that \( \text{kernel} \) and the candidate machine disagree on an answer. This formulation allows verification without directly encoding bisimulation. To test this reachability property, we use a novel combination of bounded model checking with incremental loop unrolling augmented with a string constraint solver. Our prototype uses the CPAChecker verifier [12], which we extended to support the draft SMT-LIB strings theory interface.\(^5\)

**Synthesizing Hardware Descriptions from Automata**

Once a state machine has been learned using the \( L^* \) algorithm with our custom MAT, the kernel is now amenable to acceleration. We convert the learned automaton to a hardware description and synthesize the design for loading onto an FPGA using Grapefruit [3]. Grapefruit does not attempt to replace traditional HLS and its associated optimizations for the general case. Instead, it replaces HLS with an optimized RTL mapping of the learned automaton. HLS optimizations such as memory partitioning and loop transformations don’t have direct correspondences in Grapefruit and AUTOMATA-SYNTH because there is no one-to-one mapping from source to RTL.

**System Architecture**

Figure 2 depicts the high-level system architecture of our framework. The \( L^* \) learner (left) queries a MAT (right) consisting of the legacy source code, software model checker, SMT solver, and string decision procedure. The legacy string kernel is used by the MAT to answer membership queries. Termination queries are transformed by a mapper into a software verification problem that searches for a string that distinguishes the language of a candidate automaton from the target language implemented in the kernel. The output of the Learner is a DFA that encodes the same computation as the Kernel.

---

\(^5\) http://smtlib.cs.uiowa.edu/theories-UnicodeStrings.shtml
We use this DFA to synthesize a hardware design for execution on an FPGA.

**EXPERIMENTAL METHODOLOGY**

In this section, we describe our process for selecting real-world, legacy string kernel benchmarks as well as our experimental setup for the evaluation described in the following section.

**Benchmark Selection**

In our evaluation, we compare the performance of AUTOMATA SYNTH with that of a commercial HLS tool. We construct our benchmark suite by mining legacy string kernels from the most popular open-source software projects on GitHub. In total, we considered 26 repositories and mined 973 separate string kernel functions. After filtering for duplicates and a manual analysis to identify functions that return Boolean values, we collected 18 meaningfully-distinct real-world benchmarks.

The first three columns of Table 1 provide an overview of these string kernels. We use the function name to refer to each benchmark and also indicate the source project for each. Lines of code (LOC) provides a count of the total number of non-comment lines in the post-processed version of the benchmark.

**High-Level Synthesis Workflow**

We evaluate the performance of our synthesized automata against those generated by Xilinx Vitis HLS version 2020.1. We run HLS on the source code targeting the Alveo U280 accelerator card and using the Vivado IP Flow Target. We also created a testbench for each source file for verification. HLS generates Verilog and data files. To gather utilization and timing results we perform synthesis, placement and routing (in out-of-context mode).

We applied a standardized series of transformations to each benchmark kernel to support HLS synthesis and verification. First, if the kernel operates over a fixed set of indices, we bounded the input length in HLS. Next, if the kernel used standard string library code (e.g., `strncpy`), we added a synthesizable version of the source. Finally, if the kernel operated over an unbounded array, we ported the kernel to C++ to allow use of an HLS `stream` abstraction. In practice, we found that this transformation is nontrivial and required significant programmer effort and expertise. For consistency in timing with our execution of AUTOMATA SYNTH, we limited ourselves to one day (approximately six hours of dedicated work time) per kernel to port, test, and optimize using HLS.

**Experimental Setup**

All executions of AUTOMATA SYNTH use an Ubuntu 16.04 Linux server with a 3.0 GHz Intel Xeon E5-2623-v3 with four physical cores and 16 GB of RAM and a maximum time budget of 24 hours. We target the Xilinx Alveo U280 FPGA for both automata generated by AUTOMATA SYNTH and also Verilog generated by Vitis HLS. The U280 is a data center accelerator, one of the highest performance cards offered by Xilinx.

**EVALUATION**

In this section, we first evaluate the correctness of the state machines generated by AUTOMATA SYNTH and report runtime and query counts. Second, we present a new comparison of the performance of AUTOMATA SYNTH and Xilinx High-Level Synthesis (HLS).

**State Machine Learning vs HLS**

Table 1 presents results from our empirical evaluation of AUTOMATA SYNTH, including sev-
HLS. Benchmark functions involving multiple, that string kernels over unbounded inputs required effort to generate suitable testbenches. We found write for synthesis, and a significant amount of arithmetic, a challenging function (strtomd) to write for synthesis, and a significant amount of effort to generate suitable testbenches. We found that string kernels over unbounded inputs required significant effort to synthesize and verify with HLS. Benchmark functions involving multiple, non-sequential data accesses needed significant refactoring to allow for strictly linear (sequential) access with HLS stream abstractions. AUTOMATA SYNTH, by contrast, has general support for random access at the source level—our framework automatically serializes this behavior to an equivalent DFA representation.

For HLS, we estimate a 2-3 day cost (beyond initial training) to read documentation to understand the limitations of HLS, the streaming functionality to allow for unbounded array accesses, and the requirements for synthesizable functions. Even without this time, HLS development took longer than AUTOMATA SYNTH for nine of these benchmarks. Thus, AUTOMATA SYNTH can significantly reduce the time burden on developers porting string functions to FPGAs.

### Hardware Acceleration Performance

For spatially-reconfigurable architectures akin to FPGAs, the dominant factor affecting performance is the number of hardware resources used by a design, as well as the maximum clock frequency that the design can sustain, or $F_{max}$.

We use Grapefruit [3] to target the Xilinx U280 FPGA with the automata generated by AUTOMATA SYNTH, and used the same compilation script for our HLS results. To minimize

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Project</th>
<th>LOC</th>
<th>Membership Queries</th>
<th>Term. Queries</th>
<th>Number of States</th>
<th>Total Runtime (m)</th>
<th>Correct</th>
<th>HLS Dev. Time (m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>git_offset_last_component</td>
<td>Git: Revision control system</td>
<td>6</td>
<td>4,090</td>
<td>2</td>
<td>2</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
</tr>
<tr>
<td>is_encoding_utf8</td>
<td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>checkerr missogram</td>
<td>jg: Command-line JSON processor</td>
<td>4</td>
<td>32,664</td>
<td>2</td>
<td>15</td>
<td>1,437 ✓</td>
<td>✓</td>
<td>60</td>
</tr>
<tr>
<td>checkfall</td>
<td>14</td>
<td>189,013</td>
<td>3</td>
<td>35</td>
<td>1,438 ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>skipline</td>
<td>17</td>
<td>7,663</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>end_line</td>
<td>11</td>
<td>510,623</td>
<td>4</td>
<td>44</td>
<td>492 ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>start_line</td>
<td>Linux: OS kernel</td>
<td>11</td>
<td>206,613</td>
<td>2</td>
<td>46</td>
<td>80 Approx.</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>is_mounted_section_name</td>
<td>54</td>
<td>672,041</td>
<td>7</td>
<td>57</td>
<td>1438 Approx.</td>
<td>120</td>
<td></td>
<td></td>
</tr>
<tr>
<td>is_numeric_index</td>
<td>MASSCAN: IP port scanner</td>
<td>17</td>
<td>10,727</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>✓</td>
<td>120</td>
</tr>
<tr>
<td>is_comment</td>
<td>11</td>
<td>4,090</td>
<td>2</td>
<td>2</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>AMF_DecodeBool</td>
<td>2</td>
<td>2,557</td>
<td>2</td>
<td>2</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>cf_is_comment</td>
<td>OBS Studio: Live streaming and recording software</td>
<td>28</td>
<td>4,399</td>
<td>2</td>
<td>4</td>
<td>5</td>
<td>✓</td>
<td>240</td>
</tr>
<tr>
<td>cf_is_splice</td>
<td>22</td>
<td>1,913</td>
<td>2</td>
<td>4</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>cf_is_reserved_name</td>
<td>39</td>
<td>350,705</td>
<td>8</td>
<td>42</td>
<td>1,424 ✓</td>
<td>✓</td>
<td>120</td>
<td></td>
</tr>
<tr>
<td>has_start_code</td>
<td>18</td>
<td>10,213</td>
<td>2</td>
<td>7</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>number_is_valid</td>
<td>openpilot: Open-source driving agent</td>
<td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>utf8_validate</td>
<td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>stbtt_isfont</td>
<td>24</td>
<td>79,598</td>
<td>5</td>
<td>19</td>
<td>$&lt; 1$ ✓</td>
<td>✓</td>
<td>60</td>
<td></td>
</tr>
</tbody>
</table>

*AUTOMATA SYNTH warned of a potential approximate solution due to timeout, but manual analysis confirmed correctness

†Requires strtcmap support ‡Requires strtoc support *Performs math on characters

Includes time to modify source, synthesize, and test. Excludes approximately 2-3 days to read relevant documentation.
the complexity of our comparisons, we performed an out-of-context evaluation and synthesized and place-and-routed the kernels on the FPGA.

Figure 3 shows the relative amount of hardware resources required by each string kernel as well as the maximum clock frequency that each design could sustain normalized to HLS results. Higher is better: bars with positive values mean that AUTOMATASYNTH used fewer resources (or has higher clock frequency) than the equivalent kernel implemented with HLS. On average, AUTOMATASYNTH produced hardware descriptions requiring 67.3% fewer Flip-Flops and 40.1% fewer LUTs, while processing data 88.7% faster than HLS. Part of this performance results from Grapefruit, which produces a highly tuned, RTL implementations for finite automata processing. Further, AUTOMATASYNTH learns the behavior of the source function rather than transforming the CFG directly. Thus, our approach is able to generate efficient state machines in spite of any inherent inefficiencies in the source code.

CONCLUSIONS

We present AUTOMATASYNTH, an end-to-end framework for accelerating Boolean string kernel functions using FPGAs. Our approach uses a novel combination of state machine learning, software verification, string decision procedures, and high-performance automata processing architectures to learn the behavior of a program and construct a behaviorally-equivalent FPGA hardware description. AUTOMATASYNTH successfully constructs equivalent (or near equivalent) FPGA designs for 83% of these benchmarks mined from open-source projects on GitHub. While modern HLS toolchain also supported 83% of these same benchmarks given similar development time, many kernels required significant hardware-specific modifications. Hardware generated by AUTOMATASYNTH also consistently outperforms HLS-generated hardware in terms of resource utilization and maximum clock frequency. We believe this approach shows promise for overcoming some of the limitations of current HLS techniques and easing the burden placed on developers.

ACKNOWLEDGMENT

This work is funded in part by: NSF grants CCF-1629450, CCF-1763674, CCF-1908633; AFRL Contract No. FA8750-19-1-0501; the Jefferson Scholars Foundation; and CRISP, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA.

REFERENCES


Kevin Angstadt, is a Visiting Assistant Professor of Computer Science at St. Lawrence University. Kevin received a BS from St. Lawrence University in 2014, a Masters degree from the University of Virginia in 2016, and PhD in computer science and engineering from the University of Michigan in 2020. His research focuses on improving programming support for emerging hardware technologies, including both the development of new programming models as well as automated techniques for adapting existing software. Contact him at kangstadt@stlawu.edu.

Tommy Tracy II is a Research Scientist in the Computer Science Department at the University of Virginia (UVa). He received his B.S. in 2010, M.E. in 2014, and Ph.D in 2019 all from UVa. His research focuses on network processing and accelerating pattern matching on FPGAs. Contact him at tjt7a@virginia.edu.

Kevin Skadron Kevin Skadron is the Harry Douglas Forsyth Professor of Computer Science at the University of Virginia, where he has been on the faculty since 1999, after receiving his PhD at Princeton. He served as department chair from 2012-2021. He is also director of the Center for Research on Intelligent Storage and Processing in Memory, part of the SRC JUMP program. He is a Fellow of the IEEE and the ACM, and a recipient of the 2011 ACM SIGARCH Maurice Wilkes Award. Skadron’s research interests include design and application of accelerators and heterogeneous architectures, their memory hierarchies, and associated power, thermal, reliability, and programming challenges. He and his colleagues and students have developed a number of tools to support research on these topics, such as MNCaRT, HotSpot and Rodinia. Contact him skadron@virginia.edu.

Jean-Baptiste Jeannin is an Assistant Professor of Aerospace Engineering at the University of Michigan. Jean-Baptiste received an Engineering degree from École polytechnique, France, and a Ph.D. in Computer Science from Cornell University in 2013. His research focuses on providing strong formal guarantees to aerospace and cyber-physical systems, using techniques from programming languages and formal verification. Contact him at jeannin@umich.edu.

Westley Weimer is a Professor of Computer Science and Engineering at the University of Michigan. Westley received a BA from Cornell and a Master’s Degree and Ph.D. from Berkeley in 2005. His research focuses on static and dynamic analyses to improve software quality, particularly focusing on automatic or minimally-guided techniques that can scale and be applied easily to large, existing programs. In addition, he uses medical imaging techniques to study human interactions in software engineering. Contact him at weimerw@umich.edu.