systolic array

Sparse-TPU: Adapting Systolic Arrays for Sparse Matrices

We develop a hardware-software co-designed solution to accelerate sparse matrix-vector multiplication on a TPU-like systolic array architecture.