



EECS 373

Design of Microprocessor-Based Systems

<http://web.eecs.umich.edu/~prabal/teaching/eecs373>




Prabal Dutta
University of Michigan




100 cm³
[IPSN'12]





50 cm³
[Sensys'12]



1 cm³
[IPSN'12]



1 mm³
[ISSCC'12]




Lecture 1: Introduction
January 8, 2015



What is an embedded system?

- Has MPU
- Is app-specific
- Has no OS
- Real-time
- Integrated in device
- Fixed I/O / not expandable
- Worry about memory mgmt
- Peripherals
- Low power
- Small
- Mobile / networked
- Cost constrained

Embedded, Everywhere



Embedded, Everywhere - Fitbit



Embedded, Everywhere - WattVision on Kickstarter



Wattvision - The Smart Energy Sensor

by [Wattvision](#)

Home Updates **2** Backers **285** Comments **31**

Princeton, NJ Product Design

285 backers
\$36,980 pledged of \$50,000 goal
9 days to go

Back This Project
\$1 minimum pledge

This project will only be funded if at least \$50,000 is pledged by Thursday Sep 13, 1:05pm EDT. [How Kickstarter works.](#)

Project by **Wattvision**
Princeton, NJ
Contact me

First created · 3 backed

Savraj Singh Dhanjal (1728 friends)

Website: <http://wattvision.com>

[See full bio](#)

339 people like this. Be the first of your friends.

Launched: Aug 13, 2012
Funding ends: Sep 13, 2012

Remind me

Wattvision is a revolutionary sensor and app that gives you real-time feedback on your energy use so you can save money and the planet.



What is driving the
embedded everywhere explosion?

Outline



Technology Trends

Design Questions

Course Administrivia

Tools Overview/ISA Start



Flash memory scaling: Rise of density & volumes; Fall (and rise) of prices







Figure-1 32Gb MLC NAND Flash contract price trend



Source: DRAMeXchange, Nov. 2009.

Hendy's "Law": Pixels per dollar doubles annually



Credit: Barry Hendy/Wikipedia

Dennard Scaling made transistors fast and low-power: So everything got better!



Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, IEEE

Classic Paper

This paper considers the design, fabrication, and characterization of very small MOSFET switching devices suitable for digital integrated circuits using dimensions of the order of 1μ . Scaling relationships are presented which show how a conventional MOSFET can be reduced in size. An improved small device structure is presented that uses ion implantation to provide shallow source and drain regions and a nonuniform substrate doping profile. One-dimensional models are used to predict the substrate doping profile and the corresponding threshold voltage versus source voltage characteristic. A two-dimensional current transport model is used to predict the relative degree of short-channel effects for different device parameter combinations. Polysilicon-gate MOSFET's with channel lengths as short as 0.5μ were fabricated, and the device characteristics measured and compared with predicted values. The performance improvement expected from using these very small devices in highly miniaturized integrated circuits is projected.

q	Charge on the electron.
Q_{eff}	Effective oxide charge.
t_{ox}	Gate oxide thickness.
T	Absolute temperature.
$V_d, V_s, V_g, V_{\text{sub}}$	Drain, source, gate and substrate voltages.
V_{ds}	Drain voltage relative to source.
$V_{s-\text{sub}}$	Source voltage relative to substrate.
V_t	Gate threshold voltage.
w_s, w_d	Source and drain depletion layer widths.
W	MOSFET channel width.

I. LIST OF SYMBOLS

α	Inverse semilogarithmic slope of sub-threshold characteristic.
D	Width of idealized step function profile for channel implant.
ΔW_f	Work function difference between gate and substrate.
$\epsilon_{\text{Si}}, \epsilon_{\text{ox}}$	Dielectric constants for silicon and silicon dioxide.
I_d	Drain current.
k	Boltzmann's constant.
κ	Unitless scaling constant.
L	MOSFET channel length.
μ_{eff}	Effective surface mobility.
n_i	Intrinsic carrier concentration.
N_a	Substrate acceptor concentration.
Ψ_s	Band bending in silicon at the onset of strong inversion for zero substrate voltage.
Ψ_b	Built-in junction potential.

This paper is reprinted from IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-9, no. 5, pp. 256-268, October 1974. Publisher Item Identifier: S 0018-9219(99)02196-9.






Fig. 1. Illustration of device scaling principles with $\kappa = 5$. (a) Conventional commercially available device structure. (b) Scaled-down device structure.

portion of the region in the silicon substrate under the gate electrode. For switching applications, the most undesirable "short-channel" effect is a reduction in the gate threshold voltage at which the device turns on, which is aggravated



(a)



(b)

Fig. 2. Experimental drain voltage characteristics for (a) conventional, and (b) scaled-down structures shown in Fig. 1 normalized to $W/L = 1$.


Dennard Scaling...is Dead



Industry's ride is over

Source: Joe Cross, DARPA MTO

The past: Dennard's Scaling



$$P_{\text{density}} = N_g C_{\text{load}} V^2 f$$

= power per unit area

N_g = CMOS gates/unit area

C_{load} = capacitive load/CMOS gate

V = supply voltage

f = clock frequency

k = scaling factor

k = typically 1.4 per geometry shrink


$1/k$ = device feature scaling factor
(typically 0.7 per geometry shrink)

For each generation/geometry shrink:

$$P_{\text{density (scaling)}} = (k^2)(1/k)(1/k^2)(k) = 1$$

Double the transistors (functionality) and increase the clock speed 40% per generation with the same power

Today: Dennard's Scaling is dead



Source S. Borkar/Intel 2011

$$P_{\text{density (scaling)}} = (k^2)(1/k)(1 \times k^2)(k) = k^2 \cong 2$$


But, power density cannot increase!

This physics is limiting COTS power efficiency to well below what we need for embedded sensor processing applications

And the Party's Over...



Decades of exponential performance growth stalled in 2004




Source: NRC, [The Future of Computing Performance, Game Over or Next Level?](#)

Not so fast! Bell's Law of Computer Classes: A new computing class roughly every decade



“Roughly every decade a new, lower priced computer class forms based on a new programming platform, network, and interface resulting in new usage and the establishment of a new industry.”




Adapted from
D. Culler₁₅


MEMS Accelerometers: Rapidly falling price and power




From Computer Desktop Encyclopedia
Reproduced with permission.
© 2003 MEMSIC, Inc.




0(mA)



25 μ A @ 25 Hz





ADXL345
[Analog Devices, 2009]



10 μ A @ 10 Hz @ 6 bits
[ST Microelectronics, annc. 2009] 16


MEMS Accelerometer in 2012



1.8 μA @ 100 Hz @ 2V supply!

ADXL362
[Analog Devices, 2012]

MEMS Gyroscope Chip




J. Seeger, X. Jiang, and B. Boser


Energy harvesting and storage: Small doesn't mean powerless...




RF [Intel]




Clare Solar Cell






Thin-film batteries




Electrostatic Energy Harvester [ICL]



Piezoelectric [Holst/IMEC]




Shock Energy Harvesting CEDRAT Technologies




Thermoelectric Ambient Energy Harvester [PNNL]





Bell's Law, Take 2: Corollary to the Laws of Scale



Intel® 4004 processor
 Introduced 1971
 Initial clock speed
108 KHz
 Number of transistors
2,300
 Manufacturing technology
10μ



Quad-Core Intel® Xeon® processor
 Quad-Core Intel® Core™2 Extreme processor
 Introduced 2006
 Intel® Core™2 Quad processors
 Introduced 2007
 Initial clock speed
2.66 GHz
 Number of transistors
582,000,000
 Manufacturing technology
65nm



UMich Phoenix Processor
 Introduced 2008
 Initial clock speed
106 kHz @ 0.5V Vdd
 Number of transistors
92,499
 Manufacturing technology
0.18 μ

Photo credits: Intel, U. Michigan

Outline



Technology Trends

Design Questions


Course Administrivia

Tools Overview/ISA Start



Why study 32-bit MCUs and FPGAs?

MCU-32 and PLDs are tied in embedded market share




Source: iSuppli



What distinguishes
a Microprocessor from an FPGA?


Modern FPGAs: best of both worlds!





Why study the ARM architecture
(and the Cortex-M3 in particular)?

Lots of manufacturers ship ARM products



ARM is *the* big player





- ARM has a huge market share
 - As of 2011 ARM has chips in about 90% of the world's mobile handsets
 - As of 2010 ARM has chips in 95% of the smartphone market, 10% of the notebook market
 - Expected to hit 40% of the notebook market in 2015.
 - Heavy use in general embedded systems.
 - Cheap to use
 - ARM appears to get an average of 8¢ per device (averaged over cheap and expensive chips).
 - Flexible
 - Spin your own designs.




What differentiates these products from one another?



The difference is...



Peripherals
Peripherals
Peripherals



Outline



Technology Trends

Design Questions

Course Overview

Tools Overview/ISA Start

W' 15 Instructional Staff

(see homepage for contact info, office hours)



Matt
Smith

Lab Instructor



Prabal
Dutta

Instructor



Pat
Pannuto

GSI



John
Connolly

IA



Chris
Fulara

IA



Alex
Laberge


IA



Ryan
Wooster

IA

My research interests



Course goals



- *Learn to implement* embedded systems including hardware/software interfacing.
- *Learn to design* embedded systems and how to think about embedded software and hardware.
- *Design and build* non-trivial projects involving both hardware and software.

Prerequisites



- **EECS 270: Introduction to Logic Design**
 - Combinational and sequential logic design
 - Logic minimization, propagation delays, timing
- **EECS 280: Programming and Intro Data Structures**
 - C programming
 - Algorithms (e.g. sort) and data structures (e.g. lists)
- **EECS 370: Introduction to Computer Organization**
 - Basic computer architecture
 - CPU control/datapath, memory, I/O
 - Compiler, assembler


Topics



- **Memory-mapped I/O**
 - The idea of using memory addressed to talk to input and output devices.
 - Switches, LEDs, hard drives, keyboards, motors
- **Interrupts**
 - How to get the processor to become “event driven” and react to things as they happen.
- **Working with analog signals**
 - The real world isn't digital!
- **Common peripheral devices and interfaces**
 - Serial buses, timers, etc.




Example: Memory-mapped I/O



- This is *important*.
 - It means our software can tell the hardware what to do.
 - In lab 3 you'll design hardware on an FPGA which will control a motor.
 - But more importantly, that hardware will be designed so the software can tell the hardware exactly what to do with the motor. All by simply writing to certain memory locations!
 - In the same way, the software can read memory locations to access data from sensors etc...

Example: Anatomy of a timer system



```

...
timer_t timerX;
initTimer();
...
startTimerOneShot(timerX, 1024);
...
stopTimer(timerX);

```

```

typedef struct timer {
    timer_handler_t handler;
    uint32_t time;
    uint8_t mode;
    timer_t* next_timer;
} timer_t;

```

```

timer_tick:
    ldr r0, count;
    add r0, r0, #1
    ...

```

```

module timer(clr, ena, clk, alm);
    input clr, ena, clk;
    output alm;
    reg alm;
    reg [3:0] count;

    always @(posedge clk) begin
        alm <= 0;
        if (clr) count <= 0;
        else count <= count+1;
    end
endmodule

```



Grades



Item	Weight
=====	=====
Labs (7)	25%
Project	25%
Exams	35% (15% midterm; 20% final)
HW/Guest talks	10%
Oral presentation	4%
Course Evaluation	1%

- Project & Exams tend to be the differentiators
- Class median is generally a B+

Time



- Assume you are going to spend a lot of time in this class.
 - 2-3 hours/week in lecture (we cancel a few classes during project time)
 - 8-12 hours/week working in lab
 - *Expect more during project time; some labs are a bit shorter.*
 - ~20 hours (total) working on homework
 - ~20 hours (total) studying for exams.
 - ~8 hour (total) on your oral presentation
- Averages out to about 15-20 hours/week pre-project and about 20 during the project...
 - This is more than we'd like, but we've chosen to go with state-of-the-art tools, and those generally have a steep learning curve.

Labs



- Start next week.
- 7 labs, 8 weeks, groups of 2
 1. FPGA + Hardware Tools
 2. MCU + Software Tools
 3. Memory + Memory-Mapped I/O
 4. Interrupts
 5. Timers and Counters
 6. Serial Bus Interfacing
 7. Data Converters (e.g. ADCs/DACs)
- Labs are very time consuming.
 - As noted, students estimated 8-12 hours per lab with one lab (which varied by group) taking longer.

Open-Ended Project



- Goal: learn how to build embedded systems
 - By building an embedded system
 - Work in teams of 2 to 4
 - You design your own project
- The major focus of the last third of the class.
 - Labs will be done and we will cancel some lectures and generally try to keep you focused
- Important to start early.
 - After all the effort in the labs, it's tempting to slack for a bit. The best projects are those that get going right away (or even earlier)
- Some project lead to undergraduate research

Sample projects from F' 10 and their results



- Energy-harvesting sensors →
Sensys demo, IPSN paper, TI project, Master's thesis



- Wireless AC Power Meter →
SURE, IPSN demo, NSF GRFP, SenSys paper, Grad School



Letters of recommendation for graduate school



- Grad school apps will require supporting letters
- Faculty write letters and read “coded” letters

- Strong letters give evidence of research ability
- Strong letters can really help your case

- Weak letters are vague and give class standing
- Weak letters are useless (or even worse)

- Want a strong letter?
 - Do well in this class
 - Pull off an impressive project
 - Continue class project as independent research in W’ 15

Homework



- Start TODAY!
- 4-5 assignments
 - A few “mini” assignments
 - Mainly to get you up to speed on lab topics
 - A few “standard” assignments
 - Hit material we can’ t do in lab.
- Also a small part is for showing up to guest lectures

Midterm and Final Exams



- Midterm (Tue, Feb 25, 2015 from 1:30pm-3:00pm)
 - Emphasize problem solving fundamentals
- Final (Tue, Apr 28, 2015 from 4:00-6:00pm)
 - Cumulative topics w/ experience of projects
 - Some small amount of material from presentations

Looking for me?



- Nominal Office Hours
 - Time TBD in 4773 BBB
 - Sometimes in lab sections

Outline




Technology Trends

Design Questions

Course Overview

Tools Overview/ISA Start


We are using Actel's SmartFusion Evaluation Kit






A2F200M3F-FGG484ES

- 200,000 System FPGA gates, 256 KB flash memory, 64 KB SRAM, and additional distributed SRAM in the FPGA fabric and external memory controller
 - Peripherals include Ethernet, DMAs, I²Cs, UARTs, timers, ADCs, DACs and additional analog resources
- USB connection for programming and debug from Actel's design tools
 - USB to UART connection to UART_0 for HyperTerminal examples
 - 10/100 Ethernet interface with on-chip MAC and external PHY
 - Mixed-signal header for daughter card support



FPGA work



“Smart Design” configurator



The screenshot displays the Smart Design configurator interface for a project named "mary_smart_design". The main canvas shows a hierarchical design with two primary components: "bob_0" (an IP block) and "timer" (a timer block). The "bob_0" component is connected to various external ports including MSS_RESE..., MAC CLK, UART 1, UART 0, I2C_0, I2C_1, SPI 1, SPI 0, and MAC RMI... The "timer" component is connected to PCLK, PRESETN, TCLK, CAPTURE, FABINT, PWM1, and PWM2. A "CoreAPB3" block is also visible, connected to "bob_0" and "timer". The interface includes a Design Explorer on the left showing the project structure, a Catalog on the right with categories like Actel Macros, Basic Blocks, and Processors, and a Log Window at the bottom showing the project loading process.

Design Explorer:

- work
 - INBUF_LVDS_MCCC (mss_comps.v)
 - INBUF_LVPECL_MCCC (mss_comps.v)
 - INBUF_MCCC (mss_comps.v)
 - mary_smart_design
 - MSS_AHB (mss_comps.v)
 - MSS_ALL (mss_comps.v)
 - MSS_LPXTLOSC (mss_comps.v)
 - MSS_XTLOSC (mss_comps.v)
 - MSSINT (mss_comps.v)
 - MSS_BFM_LIB
 - COREAPB3_LIB

Log Window:

```
Reading file 'mary_smart_design.v'.
Reading file 'coreapb3.v'.
Reading file 'coreapb3_muxptob3.v'.
Reading file 'timer.v'.
The lab5_fpga project was opened.
Downloading Actel:SmartFusionMSS:MSS:2.4.101
```

Eclipse-based “Actel SoftConsole IDE”




The screenshot displays the Eclipse IDE interface for the Actel SoftConsole IDE v3.2. The main editor window shows the source code for `main.c`. The code includes several conditional blocks for handling different status values and a `main` function that initializes a timer and enables an interrupt.

```
56
57 if(status & 0x01)
58 {
59     printf("Overflow latency %ld\n\r", 0-time);
60 }
61 if(status & 0x02)
62 {
63     // printf("Compare latency %ld\n\r", (1<<29) - time);
64 }
65 if(status & 0x4)
66 {
67     printf("Capture SYNC %ld\n\r", sync_cap);
68 }
69 if(status & 0x8)
70 {
71     printf("Capture ASYNC %ld\n\r", async_cap);
72 }
73 NVIC_ClearPendingIRQ( Fabric_IRQn );
74 }
75
76 int main()
77 {
78     /* Watchdog Disabling function */
79     MSS_WD_disable();
80
81     /* Setup MYTIMER */
82     MYTIMER_init();
83     MYTIMER_load(1<<31); // low time
84     MYTIMER_compare(1<<27); // high time
85
86     // MYTIMER_enable_overflow();
87     //MYTIMER_enable_compare();
88     MYTIMER_enable_capture();
89     MYTIMER_enable_pwm();
90     // MYTIMER_enable_interrupts();
91
92     NVIC_EnableIRQ(Fabric_IRQn);
93
94     MYTIMER_enable();
95     printf("HELLOOOO \n\r");
```


The IDE interface includes a Project Explorer on the left showing a directory structure with folders like `assembly_test`, `forCheatSheet`, `Lab2`, `lab3_test`, `lab4`, `lab4again`, and `lab5`. The right side features an Outline view showing the project's structure, including headers like `stdio.h`, `drivers/mss_uart/mss_uart`, `drivers/mss_watchdog/mss`, `mytimer.h`, and functions like `Fabric_IRQHandler(void)` and `main(): int`. The bottom status bar shows "Writable", "Smart Insert", and "79 : 1". The Windows taskbar at the bottom includes icons for "start", "Google News - Mozilla...", "Project Manager - C:\...", "desktop2.bmp - Paint", "Sc C/C++ - lab5/main.c ...", and a system tray with the time "12:21 PM".

Debugger is GDB-based. Includes command line.
Works really quite well.



ARM ISA: Elements of an Instruction Set Architecture

(registers, memory, word size, endianness, conditions, instructions, addressing modes)





Assembly example:

Work through on your own. We'll discuss next time

```
data:
```

```
    .byte 0x12, 20, 0x20, -1
```

```
func:
```

```
    mov r0, #0
```

```
    mov r4, #0
```

```
    movw    r1, #:lower16:data
```

```
    movt    r1, #:upper16:data
```

```
top:    ldrb    r2, [r1], #1
```

```
    add r4, r4, r2
```

```
    add r0, r0, #1
```

```
    cmp r0, #4
```

```
    bne top
```



Questions?

Comments?

Discussion?