# EECS 373 Design of Microprocessor-Based Systems

Branden Ghena University of Michigan

Lecture 4: Memory-Mapped I/O, Bus Architectures September 11, 2014

Slides developed in part by Mark Brehob & Prabal Dutta



### Memory-mapped I/O

- Microcontrollers have many interesting peripherals
  - But how do you interact with them?
- Need to:
  - Send commands
  - Configure device
  - Receive data
- But we don't want new processor instructions for everything
  - Actually, it would be great if the processor know anything weird was going on at all



 Instead of real memory, some addresses map to I/O devices instead

### Example:

- Address 0x80000004 is a General Purpose I/O (GPIO) Pin
  - Writing a 1 to that address would turn it on
  - Writing a 0 to that address would turn it off
  - Reading at that address would return the value (1 or 0)



Nemory-mapped I/O	M
<ul> <li>Instead of real memory, some addresses map to I/O devices instead</li> </ul>	
<ul> <li>But how do you make this happen?</li> <li>MAGIC isn't a bad guess, but not very helpful</li> </ul>	
Let's start by looking at how a memory bus works	

# Today... Memory-Mapped I/O Example Bus with Memory-Mapped I/O Bus Architectures AMBA APB

### Bus terminology

- Any given transaction have an "<u>initiator</u>" and "<u>target</u>"
- Any device capable of being an initiator is said to be a "<u>bus master</u>"
  - In many cases there is only one bus master (<u>single</u> <u>master</u> vs. <u>multi-master</u>).
- A device that can only be a target is said to be a slave device.

### Basic example

Let's demonstrate a hypothetical example bus

- Characteristics
  - Asynchronous (no clock)
  - One Initiator and One Target

### Signals

- Addr[7:0], Data[7:0], CMD, REQ#, ACK#
  - CMD=0 is read, CMD=1 is write.
  - REQ# low means initiator is requesting something.
  - ACK# low means target has done its job.



### A read transaction

- Say initiator wants to read location 0x24 A. Initiator sets Addr=0x24, CMD=0
  - B. Initiator *then* sets REQ# to low
  - C. Target sees read request
  - D. Target drives data onto data bus
  - E. Target *then* sets ACK# to low
  - F. Initiator grabs the data from the data bus
  - G. Initiator sets REQ# to high, stops driving Addr and
  - CMD
  - H. Target stops driving data, sets ACK# to high terminating the transaction
  - I. Bus is seen to be idle

### A write transaction

- Say initiator wants to write 0xF4 location 0x31 A. Initiator sets Addr=0x24, CMD=1, Data=0xF4
  - B. Initiator then sets REQ# to low
  - C. Target sees write request
  - C. Target sees write request
  - D. Target reads data from data bus (only needs to store in register, not write all the way to memory)
  - E. Target *then* sets ACK# to low.
  - F. Initiator sets REQ# to high, stops driving other lines
  - G. Target sets ACK# to high, terminating the transaction
  - H. Bus is seen to be idle.



The push-button (if Addr=0x04 write 0 or 1 depending on button)	M
Addr[7] Addr[6] Addr[5] Addr[3] Addr[3] Addr[2] Addr[1] Addr[0]	ACK#
REQ# CMD	Data[7] Data[6] Data[5] Data[4] Data[3] Data[2] Data[1] Data[0]
Button (0 or 1)	









### Today...

Memory-Mapped I/O

Example Bus with Memory-Mapped I/O

### **Bus Architectures**

AMBA APB

### **Driving shared wires**

- It is commonly the case that some shared wires might have more than one potential device that needs to drive them.
  - For example there might be a shared data bus that is used by the targets and the initiator. We saw this in the simple bus.
  - In that case, we need a way to allow one device to control the wires while the others "stay out of the way"
    - Most common solutions are:
      - using tri-state drivers (so only one device is driving the bus at a time)
      - using open-collector connections (so if any device drives a 0 there is a 0 on the bus otherwise there is a 1)

### Or just say no to shared wires.

- Another option is to not share wires that could be driven by more than one device...
  - This can be really expensive.
    - Each target device would need its own data bus.
    - That's a LOT of wires!
  - Not doable when connecting chips on a PCB as you are paying for each pin.
  - Quite doable (though not pretty) inside of a chip.

# Wire count Image: Constant of the standard of th

• Again, recall pins==\$\$\$\$\$.





## 4













- Low-cost
- Low-power
- Low-complexity
- Low-bandwidth
- Non-pipelined
- Ideal for peripherals



















PWDATA[31:0]		PREADY
PWRITE		
	32-bit Reg	
PENABLE	D[31:0]	
	Q[31:0] EN	
PSEL	>c	LED
PADDR[7:0]		
	=341	
PCLK	(HODA 	UC A98.1
	775	
	(maginety)	R 541 0











### Things left out...

# М

- There is another signal, PSLVERR (APB Slave Error) which we can drive high if things go bad. - We'll just tie that to 0.
- PRESETn
  - Active low system reset signal
  - (needed for stateful peripherals)
- Note that we are assuming that our device need not stall.
  - We could stall if needed.
    - I can't find a limit on how long, but I suspect at some point the processor would generate an error.

Verilog!	M
<pre>/*** APB3 BOS INTERFACE *** input PCLK, input PESEL, input PERABLE, output wire PREADY, output wire PSELVERR, input PWRTTE, input [31:0] PADDR, input [31:0] PWDATA, output reg [31:0] PWDATA,</pre>	/ / clock // system reset // peripheral select // distinguishes access phase // peripheral ready signal // error signal // distinguishes read and write cycles // I/O address // I/O address // data from processor to I/O device (32 bits) // data to processor from I/O device (32-bits)
<pre>/*** I/O PORTS DECLARATION - output reg LEDOUT, input SW ); assign PSLVERR = 0; assign PREADY = 1;</pre>	// port to LED // port to switch

- 0

