





























































Which architecture is my processor?

Processor core	Architecture
ARM7TDMI family	v4T
 ARM720T, ARM740T 	
ARM9TDMI family	v4T
ARM920T,ARM922T,ARM940T	
ARM9E family	v5TE, v5TEJ
ARM946E-S, ARM966E-S, ARM926EJ-S	
ARM10E family	v5TE, v5TEJ
 ARM1020E, ARM1022E, ARM1026EJ-S 	
ARM11 family	v6
 ARM1136J(F)-S 	v6
 ARM1156T2(F)-S 	v6T2
 ARM1176JZ(F)-S 	v6Z
ARM11 MPCore	v6
Cortex family	
ARM Cortex -A8	v7-A
 ARM Cortex -R4(F) ARM Cortex -M2 	v7-R
 ARM Cortex -M3 ARM Cortex -M1 	v7-M v6-M
ARIVI COILEX -IVIT	V 0-IVI

THE ARCHITECTURE FOR THE DIGITAL WORLD!

ARM

ARMv4T Cores:

	7TDMI	720T	740T	920T	940T	SA1100
Architecture	von Neumann	von Neumann	von Neumann	Harvard	Harvard	Harvard
Cache	None	8K Unified 4 words/line	8K Unified 4 words/line	16K Instr + 16K Data 8 words/line	4K Instr + 4K Data 4 words/line	16K Instr + 16K Data 4 words/line
Associativity	N/A	4-way	4-way	64- way	64- way	32- way
ТСМ	No	No	No	No	No	No
Replacement	N/A	Random	Random	Random Round Robin	Random	Round Robin
Write Strategy	N/A	Write Through	Write Through	Write Through Write Back	Write Through Write Back	Write Back
Write Buffer	None	8 Words 4 Addresses	8 Words 4 Addresses	16 Words 4 Addresses	8 Words 4 Addresses	8 Words 4 Addresses
MMU/MPU	None	MMU	MPU	MMU	MPU	MMU
Hi Vectors	No	Yes	No	Yes	Yes	Yes
Streaming	N/A	Yes	Yes	Yes	Yes	Yes
Standby Mode	No	No	No	Yes	Yes	Yes

HE ARCHITECTURE FOR THE DIGITAL WORLD"



ARM	v5 Cor	es:				
	926EJ-S	946E-S	966E-S	968E-S	1026EJ-S	XScale
Architecture	Harvard	Harvard	Harvard	Harvard	Harvard	Harvard
Cache	4-128K Instr 4-128K Data 8 words/line	0-1024K Instr 0-1024K Data 8 words/line	None	None	0-128K Instr 0-128K Data 8 words/line	32K Instr 32K Data 8 words/line
Associativity	4-way	4-way	N/A	N/A	4-way	32- way
тсм	0-1024K Instr 0-1024K Data	0-1024K Instr 0-1024K Data	0-64M Instr 0-64M Data	0-64M Instr 0-64M Data	0-1024K Instr 0-1024K Data	No
Replacement	Random Round Robin	Random Round Robin	N/A	N/A	Random Round Robin	Random Round Robin
Write Strategy	Write Through Write Back	Write Through Write Back	N/A	Write Through Write Back	Write Through Write Back	Write Through Write Back
Write Buffer	16 Words 4 Addresses	16 Words Data or Address	12 Words Data or Address	12 Words Data or Address	8 Words Data or Address	8 x 16 Bytes Coalescing
MMU/MPU	ММU	MPU	None	None	MMU or MPU	MMU With extensions
Hi Vectors	Yes	Yes	Yes	Yes	Yes	Yes
Streaming	Yes	Yes	N/A	N/A	Yes	Yes
Standby Mode	Yes	Yes	Yes	Yes	Yes	Yes
	T	HE ARCHITECTU	RE FOR THE DIG	ITAL WORLD"	33	ARM

RMv6 C	RMv6 Cores:					
	1136EJ(F)- S	1156T2(F)- S	1176JZ(F)- S	MPCore11		
Architecture	Harvard	Harvard	Harvard	Harvard		
Cache	4-64K Instr 4-64K Data 8 words/line	0-64K Instr 0-64K Data 8 words/line	4-64K Instr 4-64K Data 8 words/line	16-64K Instr 16-64K Data 8 words/line		
Associativity	4-way	4-way	4-way	4-way		
тсм	0-64K Instr 0-64K Data	0-256K Instr 0-256K Data	0-64K Instr 0-64K Data	None		
Replacemen t	Random Round Robin	Random Round Robin	Random Round Robin	Random Round Robin		
Write Strategy	Write Through Write Back	Write Through Write Back	Write Through Write Back	Write Through Write Back		
MMU/MPU	MMU	MPU	мми	MMU		
Hi Vectors	Yes	Yes	Yes	Yes		
Streaming	Yes	Yes	N/A	Yes		
Standby Mode	Yes	Yes	Yes	Yes		
Bus	AHB/APB	AXI	AXI	AXI		
VFP Support	Yes	Yes	Yes	Yes		

THE ARCHITECTURE FOR THE DIGITAL WORLD*



	Cortex-M3	Cortex-M1	Cortex-R4	Cortex-A8
Architecture	Harvard	Harvard	Harvard	Harvard
Cache	None	None	4-64K Instr 4-64K Data 8 words/line	16 or 32 Instr 16 or 32 Data 16 words/line
Associativity	N/A	N/A	4-way	4-way
тсм	None	0-1M Instr 0-1M Data	0-8M Instr 0-8M Data	None
Replacemen t	N/A	N/A	Random	Random
Write Strategy	N/A	N/A	Write Through Write Back	Write Through Write Back
MMU/MPU	MPU	None	MPU (optional)	мми
Hi Vectors	No	No	Yes	Yes
Streaming	N/A	N/A	Yes	Yes
Standby Mode	Yes	Yes	Yes	Yes
Bus	AHB Lite/APB	AHB Lite/APB	AXI	AXI
VFP Support	No	No	Yes	Yes





