



CSE 583 Literature Presentation [*Group 20*]:  
Combinatorial register allocation and  
instruction scheduling

Daiwen Zhang, Zhongwei Xu

December 1, 2025

University of Michigan, Ann Arbor



# Overview

- Lozano, Roberto Castañeda, et al. "**Combinatorial register allocation and instruction scheduling.**" *ACM Transactions on Programming Languages and Systems (TOPLAS)* 41.3 (2019): 1-53.
  - Published in 2019, based on previous work since 2012.
- A **Combinatorial Optimization** approach to **Register Allocation** and **Instruction Scheduling**.
- Unison: An implementation in Haskell & C++, integrated with the LLVM toolchain.
  - <https://github.com/unison-code/unison>



# Backgrounds

- **Register Allocation:** Mapping temporaries to registers or memory.
- **Instruction Scheduling:** Reorder Instructions to improve total latency or throughput.
- Both problems are difficult, and are **mutually interdependent**.
- Today's compilers solve each problem in isolation with heuristics algorithms.
- This reduces compilation time but precludes optimal solutions.

## Previous Study

```
i1: t = load M[T]           ; long-lived
i2: a = load M[A]
i3: b = load M[B]
i4: x = a + b
i5: y = x * 3
i6: z = y + t
i7: store M[Z], z
```

```
i2: a = load
i3: b = load
i4: x = a + b
i5: y = x * 3
i1: t = load           ← moved down
i6: z = y + t
i7: store z
```

Hardware constraints:

- Only 2 physical registers (R1, R2)
- 1 load unit, 1 ALU slot

## Previous Study (IS first && RA first)

**RA first:** Pass uses the original program order to compute liveness:

- Before `i4` the live set is `{t, a, b}`.
- Peak live = 3, but the machine provides only 2 registers.

**IS First:** A traditional scheduler often hoists loads early to “hide latency”:

- At `i4`, the live set is still `{t, a, b}`.
- Peak live = 3 > registers available (2)  
→ RA must spill again.



```
i3: b = load M[B]
sp_b: store b → [spill slot]
ld_b: b_r = load [spill slot]

i4: x = a + b_r
```

# Integrated Approach

The first combinatorial approach to register allocation and instruction scheduling that is **complete** (as state-of-the-art compilers), **scales up** to medium-sized problems, and generate **executable codes**.




Fig. 2. Our approach to combinatorial register allocation and instruction scheduling.

# What is Optimization Modeling?

01	Decisions	<ul style="list-style-type: none"><li>• Variables</li></ul>
02	Collection of rules	<ul style="list-style-type: none"><li>• Constraints/Restrictions on the decision variables</li></ul>
03	A goal/metric to evaluate decisions	<ul style="list-style-type: none"><li>• An objective function over the decision variables</li></ul>





# What is Combinatorial Optimization?

# Boolean SAT

$$(a \vee b \vee \neg c) \wedge (\neg b) \wedge \dots$$

- Binary Variables
- Conjunctive Normal Form (CNF)

- NP-complete
- Conflict-driven clause learning (CDCL)

# Mixed-Integer Linear Programming (MILP)

$$\begin{aligned} \min_x \quad & c^T x \\ \text{s.t.} \quad & Ax \geq b; \\ & x \in \mathbb{R}^n, x_j \in \mathbb{Z}, \forall j \in J. \end{aligned}$$

- Continuous/discrete variables
- Linear inequalities
- Linear objective functions

- NP-complete (decision problem)
- Branch-and-Cut based on LP relaxation

# Constraint Programming

$$\text{all-diff}([x_1, x_2, \dots, x_n])$$

- Discrete/binary variables
- Logical/set constraints

- Many are NP-complete
- Various searching and propagation methods



# Formulation

## Program parameters:

$B, O, P, T$

$O_b, T_b$

$operation(p)$

$definer(t)$

$users(t)$

$copy(o)$

$width(t)$

$p \triangleright r$

$p \equiv q$

sets of basic blocks, operations, operands, and temporaries

sets of operations and temporaries in basic block  $b$

operation to which operand  $p$  belongs

operand that potentially defines temporary  $t$

operands that potentially use temporary  $t$

whether operation  $o$  is a copy operation

number of register atoms that temporary  $t$  occupies

whether operand  $p$  is pre-assigned to register  $r$

whether operands  $p$  and  $q$  are congruent

## Processor parameters:

$R, S$

$instrs(o)$

$class(p, i)$

$lat(i)$

$con(i, s)$

$dur(i, s)$

$cap(s)$

sets of registers and resources

set of instructions that can implement operation  $o$

register class of operand  $p$  when implemented by instruction  $i$

latency of instruction  $i$

consumption of processor resource  $s$  by instruction  $i$

duration of usage of processor resource  $s$  by instruction  $i$

capacity of processor resource  $s$

## Objective function parameters:

$weight(b)$

$cost(b)$

weight of basic block  $b$

cost of basic block  $b$

Source: Table 6 from the paper presented



## Decision Variables

### Variables:

$\mathbf{reg}(t) \in R$	register to which temporary $t$ is assigned	(V1)
$\mathbf{ins}(o) \in instrs(o)$	instruction that implements operation $o$	(V2)
$\mathbf{temp}(p) \in temps(p)$	temporary used or defined by operand $p$	(V3)
$\mathbf{live}(t) \in \mathbb{B}$	whether temporary $t$ is live	(V4)
$\mathbf{active}(o) \in \mathbb{B}$	whether operation $o$ is active	(V5)
$\mathbf{issue}(o) \in \mathbb{N}_0$	issue cycle of operation $o$ from the beginning of its basic block	(V6)
$\mathbf{start}(t), \mathbf{end}(t) \in \mathbb{N}_0$	live start and end cycles of temporary $t$	(V7)

# Constraints: Register Allocation

Register allocation constraints:

$$\text{no-overlap} (\{\langle \mathbf{reg}(t), \mathbf{reg}(t) + \mathit{width}(t), \mathbf{start}(t), \mathbf{end}(t) \rangle : t \in T_b \wedge \mathbf{live}(t)\}) \quad \forall b \in B \quad (\text{C1.1})$$

$$\mathbf{reg} [\mathbf{temp}(p)] = r \quad \forall p \in P : p \triangleright r \quad (\text{C2.1})$$

$$\mathbf{reg} [\mathbf{temp}(p)] \in \mathit{class}[p, \mathit{ins}(\mathit{operation}(p))] \quad \forall p \in P : \mathbf{active}(\mathit{operation}(p)) \quad (\text{C3.2})$$

$$\mathbf{active}(o) \quad \forall o \in O : \neg \mathit{copy}(o) \quad (\text{C4})$$

$$\begin{aligned} \mathbf{live}(t) &\iff \mathbf{active}(\mathit{operation}(\mathit{definer}(t))) \\ &\iff \exists p \in \mathit{users}(t) : \mathbf{active}(\mathit{operation}(p)) \wedge \mathbf{temp}(p) = t \quad \forall t \in T, \end{aligned} \quad (\text{C5})$$

$$\mathbf{reg}[\mathbf{temp}(p)] = \mathbf{reg}[\mathbf{temp}(q)] \quad \forall p, q \in P : p \equiv q \quad (\text{C6})$$

# Constraints: Register Allocation

Register allocation constraints:

$$\text{no-overlap} (\{ \langle \mathbf{reg}(t), \mathbf{reg}(t) + \mathit{width}(t), \mathbf{start}(t), \mathbf{end}(t) \rangle : t \in T_b \wedge \mathbf{live}(t) \}) \quad \forall b \in B \quad (\text{C1.1})$$

$$\mathbf{reg} [\mathbf{temp}(p)] = r \quad \forall p \in P : p \triangleright r \quad (\text{C2.1})$$

$$\mathbf{reg} [\mathbf{temp}(p)] \in \mathit{class}[p, \mathit{ins}(\mathit{operation}(p))] \quad \forall p \in P : \mathbf{active}(\mathit{operation}(p)) \quad (\text{C3.2})$$

$$\mathbf{active}(o) \quad \forall o \in O : \neg \mathit{copy}(o) \quad (\text{C4})$$

$$\begin{aligned} \mathbf{live}(t) &\iff \mathbf{active}(\mathit{operation}(\mathit{definer}(t))) \\ &\iff \exists p \in \mathit{users}(t) : \mathbf{active}(\mathit{operation}(p)) \wedge \mathbf{temp}(p) = t \quad \forall t \in T, \end{aligned} \quad (\text{C5})$$


$$\mathbf{reg}[\mathbf{temp}(p)] = \mathbf{reg}[\mathbf{temp}(q)] \quad \forall p, q \in P : p \equiv q \quad (\text{C6})$$

# Constraints: Register Allocation

$$\text{no-overlap} (\{ \langle \mathbf{reg}(t), \mathbf{reg}(t) + \mathbf{width}(t), \mathbf{start}(t), \mathbf{end}(t) \rangle : t \in T_b \wedge \mathbf{live}(t) \}) \quad \forall b \in B \quad (\text{C1.1})$$

- no-overlap ( $\{ \langle \mathbf{l}(i), \mathbf{r}(i), \mathbf{t}(i), \mathbf{b}(i) \rangle : i \in (1, n) \}$ ) (also known as *diffn*)

$$\mathbf{r}(i) \leq \mathbf{l}(j) \vee \mathbf{l}(i) \geq \mathbf{r}(j) \vee \mathbf{b}(i) \leq \mathbf{t}(j) \vee \mathbf{t}(i) \geq \mathbf{b}(j) \quad \forall i, j \in (1, n) : i \neq j.$$



Source: Fig. 4, Sec. 3 from the paper presented



# Constraints: Instruction Scheduling

Instruction scheduling constraints:

$$\mathbf{issue}(\mathit{operation}(q)) \geq \mathbf{issue}(\mathit{operation}(p)) + \mathit{lat} [\mathbf{ins}(\mathit{operation}(p))] \quad (\text{C7.1})$$

$$\forall t \in T, \forall p \in \{\mathit{definer}(t)\}, \forall q \in \mathit{users}(t) : \mathbf{active}(\mathit{operation}(q)) \wedge \mathbf{temp}(q) = t .$$


$$\mathit{cumulative} (\{ \langle \mathbf{issue}(o), \mathit{dur} [\mathbf{ins}(o), s] \rangle, \mathit{con} [\mathbf{ins}(o), s] \rangle : o \in O_b \wedge \mathbf{active}(o) \}, \mathit{cap}(s)) \quad (\text{C8.1})$$
$$\forall b \in B, \forall s \in S.$$

# Constraints: Integration

Integration constraints:

$$\mathbf{start}(t) = \mathbf{issue}(\mathit{operation}(\mathit{definer}(t))) \quad \forall t \in T : \mathbf{live}(t) \quad (\text{C9})$$

$$\mathbf{end}(t) = \max_{p \in \mathit{users}(t) : \mathbf{temp}(p) = t} \mathbf{issue}(\mathit{operation}(p)) \quad \forall t \in T : \mathbf{live}(t) \quad (\text{C10})$$





# Objective Functions

Objective function:

$$\text{minimize } \sum_{b \in B} \text{weight}(b) \times \text{cost}(b) \quad ((5))$$

Optimizing Speed:

$$\text{weight}(b) = \text{freq}(b); \quad \text{cost}(b) = \text{issue}(\text{exit}(b)) - 1 \quad \forall b \in B. \quad (6)$$

Optimizing Code Size:

$$\text{weight}(b) = 1; \quad \text{cost}(b) = \sum_{o \in O_b : \text{active}(o)} \text{size}[\text{ins}(o)] \quad \forall b \in B. \quad (7)$$



# Experiments

- Open-source implementation in Haskell: Unison
- Run two algorithms in parallel:
  - Decomposition-based algorithm with strategies to exploit problem structures, based on Gecode with C++;
  - Off-the-shelf solver based on Chuffed with MiniZinc.
- Evaluation Setup:
  - Processors: Hexagon V4, ARM1156T2F-S, MIPS32
  - Benchmark: MediaBench, SPEC CPU2006
  - Baseline: LLVM 3.8

# Actual Speedup




Fig. 23. Actual function speedup over LLVM grouped by application and mode.

## Actual Speedup




Fig. 24. Actual application speedup over LLVM.



## Discussions

1. An integrated approach that covers many aspects of Register Allocation and Instruction Scheduling;
2. A solid open-source implementation that integrates with the LLVM toolchain;
3. No Instruction Selection and Global Instruction Scheduling;
4. Rely on CP solving approaches, did not fully utilize modern MIP solvers;
5. Potential improvements on the formulation.



## Discussions

1. An integrated approach that covers many aspects of Register Allocation and Instruction Scheduling;
2. A solid open-source implementation that integrates with the LLVM toolchain;
3. No Instruction Selection and Global Instruction Scheduling;
4. Rely on CP solving approaches, did not fully utilize modern MIP solvers;
5. Potential improvements on the formulation.



**Thank you!**