

EECS 583 – Automatic Parallelization Via Decoupled Software Pipelining

University of Michigan

November 13, 2023


Parallelization: Scientific vs Non-Scientific Codes

Scientific Codes (FORTRAN-like)

```
for(i=1; i<=N; i++) // C  
  a[i] = a[i] + 1; // X
```

Independent
Multithreading
(IMT)

Example: DOALL
parallelization




General-purpose Codes (legacy C/C++)

```
while(ptr = ptr->next) // LD  
  ptr->val = ptr->val + 1; // X
```

Cyclic Multithreading
(CMT)


Example: DOACROSS
[Cytron, ICPP 86]



Alternative Parallelization Approaches


```
while(ptr = ptr->next)      // LD  
    ptr->val = ptr->val + 1; // X
```

Cyclic
Multithreading
(CMT)




Pipelined
Multithreading (PMT)

Example: DSWP
[PACT 2004]




Comparison: IMT, PMT, CMT


IMT



PMT



CMT




$\text{lat}(\text{comm}) = 1:$ 1 iter/cycle
 $\text{lat}(\text{comm}) = 2:$ 1 iter/cycle

1 iter/cycle
 1 iter/cycle

1 iter/cycle
 0.5 iter/cycle

Comparison: IMT, PMT, CMT

Thread-local Recurrences → Fast Execution



Cross-thread Dependencies → Wide Applicability



Decoupled Software Pipelining

Decoupled Software Pipelining (DSWP)


```

A: while(node)
B:   ncost = doit(node);
C:   cost += ncost;
D:   node = node->next;
    
```


Dependence Graph



Thread 1



Thread 2



register

control


→ intra-iteration

→ loop-carried

█ communication queue

**Inter-thread communication
latency is a one-time cost**

Implementing DSWP



L1:

~~SPAWN(Aux)~~
~~A: r1 = M[r1]~~
~~PRODUCE [1] = r1~~
~~F: p1 = r1 != 0~~
~~G: br p1, L1~~

Aux:

CONSUME $r1 = [1]$
 B: $r2 = r1 + 4$
 C: $r3 = M[r2]$
 D: $r4 = r3 + 1$
 E: $M[r2] = r4$

register


control

memory


→ intra-iteration

- - - → loop-carried

Optimization: Node Splitting To Eliminate Cross Thread Control



Optimization: Node Splitting To Reduce Communication



L1

```

A: r1 = M[r1]
PRODUCE [1] = r1
F: p1 = r1 != 0
G: br p1, L1

```

L2


```

CONSUME r1 = [1]
B: r2 = r1 + 4
C: r3 = M[r2]
D: r4 = r3 + 1
E: M[r2] = r4
F': p1 = r1 != 0
G': br p1, L2




```

Constraint: Strongly Connected Components

Consider:



Solution: DAG_{SCC}



Eliminates pipelined/decoupled property

register

control

memory


→ intra-iteration

→ loop-carried

Speculation – Break Statistically Unlikely Dependencies

```
A: while(node)
B:   ncost = doit(node);
C:   cost += ncost;
D:   node = node->next;
```

Dependence
Graph




→ intra-iteration

→ loop-carried

■ communication queue


DAG_{scc}




Why Speculation?

```
A: while(cost < T && node)
B:     ncost = doit(node);
C:     cost += ncost;
D:     node = node->next;
```

Dependence
Graph





DAG_{scc}





Why Speculation?


```
A: while(cost < T && node)
B:     ncost = doit(node);
C:     cost += ncost;
D:     node = node->next;
```



Execution Paradigm



Evaluation: Dual Core vs Single Core



References

- ❖ “Automatic Thread Extraction with Decoupled Software Pipelining,” G. Ottoni, R. Rangan, A. Stoler, and D. I. August, *Proceedings of the 38th IEEE/ACM International Symposium on Microarchitecture*, Nov. 2005
- ❖ “Revisiting the Sequential Programming Model for Multi-Core,” M. J. Bridges, N. Vachharajani, Y. Zhang, T. Jablin, and D. I. August, Proc 40th IEEE/ACM International Symposium on Microarchitecture, December 2007.