EECS 583 – Class 11 Instruction Scheduling

University of Michigan

October 6, 2023

Announcements & Reading Material

- \cdot HW 2 Due Next Friday at midnight!
	- » See piazza for answered questions, Talk to Aditya/Tarun for help
- \div Project discussion meetings (Oct 23-27)
	- » Project proposal meeting signup next next week Signup on Google Calendar
	- » Each group meets 10 mins with Aditya, Tarun, and I
	- » Action items
		- Need to identify group members
		- Use piazza to recruit additional group members or express your availability
		- Think about general project areas that you want to work on
- Today's class
	- » "The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors," P. Chang et al., IEEE Transactions on Computers, 1995, pp. 353-370.
- \div Next class
	- » "Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops", B. Rau, MICRO-27, 1994, pp. 63-74.

From Last Time: Data Dependences + Latencies

- Data dependences
	- » If 2 operations access the same register, they are dependent
	- » However, only keep dependences to most recent producer/consumer as other edges are redundant
	- » Types of data dependences

From Last Time: More Dependences + Latencies

- **❖** Memory dependences
	- » Similar as register, but through memory
	- » Memory dependences may be certain or maybe
- **❖** Control dependences
	- » Branch determines whether an operation is executed or not
	- » Operation must execute after/before a branch

Homework Problem 1

Homework Problem 1: Answer

machine model **latencies** add: 1 mpy: 3 load: 2 store: 1 Store format (addr, data) 1. Draw dependence graph 2. Label edges with type and Let $\frac{1}{2}$ the latencies π , 2 π

> 1. $r1 = load(r2)$ 2. $r2 = r2 + 1$ 3. store (r8, r2) 4. $r3 = load(r2)$ 5. $r4 = r1 * r3$ 6. $r5 = r5 + r4$ 7. $r2 = r6 + 4$ 8. store (r2, r5)

Memory deps all with latency =1: $1\rightarrow 3$ (ma), $1\rightarrow 8$ (ma), $3\rightarrow 4 \text{ (mf)}, 3\rightarrow 8 \text{ (mo)}, 4\rightarrow 8 \text{ (ma)}$

No control dependences

Dependence Graph Properties - Estart

- Estart = earliest start time, (as soon as possible $ASAP$)
	- » Schedule length with infinite resources (dependence height)
	- \rightarrow Estart = 0 if node has no predecessors
	- \rightarrow Estart = MAX(Estart(pred) + latency) for each predecessor node
	- » Example

Lstart

\triangleleft Lstart = latest start time, ALAP

- » Latest time a node can be scheduled s.t. sched length not increased beyond infinite resource schedule length
- \rightarrow Lstart = Estart if node has no successors
- \rightarrow Lstart = MIN(Lstart(succ) latency) for each successor node
- » Example

- \triangleleft Slack = measure of the scheduling freedom
	- \rightarrow Slack = Lstart Estart for each node
	- » Larger slack means more mobility
	- » Example

- \div Critical operations = Operations with slack = 0
	- » No mobility, cannot be delayed without extending the schedule length of the block
	- \rightarrow Critical path = sequence of critical operations from node with no predecessors to exit node, can be multiple crit paths

Homework Problem 2

Critical path (s) =

Homework Problem 2 - Answer

Critical path $(s) = 1,3,6,8,9$

Operation Priority

- \div Priority Need a mechanism to decide which ops to schedule first (when you have multiple choices)
- Common priority functions
	- » Height Distance from exit node
		- Give priority to amount of work left to do
	- » Slackness inversely proportional to slack
		- Give priority to ops on the critical path
	- » Register use priority to nodes with more source operands and fewer destination operands
		- Reduces number of live registers
	- » Uncover high priority to nodes with many children
		- Frees up more nodes
	- » Original order when all else fails
- Height-based is the most common
	- \rightarrow priority(op) = MaxLstart Lstart(op) + 1

List Scheduling (aka Cycle Scheduler)

- **→** Build dependence graph, calculate priority
- Add all ops to UNSCHEDULED set
- \div time = -1
- while (UNSCHEDULED is not empty)
	- \rightarrow time++
	- » READY = UNSCHEDULED ops whose incoming dependences have been satisfied
	- » Sort READY using priority function
	- » For each op in READY (highest to lowest priority)
		- op can be scheduled at current time? (are the resources free?)
			- \triangle Yes, schedule it, op. issue time = time
				- $\overline{\triangledown}$ Mark resources busy in RU_map relative to issue time
				- $\overline{\triangledown}$ Remove op from UNSCHEDULED/READY sets
			- No, continue

Cycle Scheduling Example

Homework Problem 3

 $Time =$ $Ready =$

- 1. Calculate height-based priorities
- 2. Schedule using cycle scheduler

Homework Problem 3 – Answer

Generalize Beyond a Basic Block

- **❖** Superblock
	- » Single entry
	- » Multiple exits (side exits)
	- » No side entries
- Schedule just like a BB
	- » Priority calculations needs change
	- » Dealing with control deps

Not a single Lstart any more

op Estart Lstart0 Lstart1

- » 1 per exit branch (Lstart is a vector!)
- » Exit branches have probabilities

Operation Priority in a Superblock

\div Priority – Dependence height and speculative yield

- » Height from op to exit * probability of exit
- » Sum up across all exits in the superblock

 $Priority(op) = SUM(Probi * (MAX_Lstart - Lstartiop) + 1))$

valid late times for op

Dependences in a Superblock

* Data dependences shown, all are reg flow except $1 \rightarrow 6$ is reg anti

* Dependences define precedence ordering of operations to ensure correct execution semantics

* What about control dependences?

* Control dependences define precedence of ops with respect to branches

Conservative Approach to Control Dependences

barriers, nothing moves above or below branches

* Schedule each BB in SB separately

* Sequential schedules

* Whole purpose of a superblock is lost

* Need a better solution!

Upward Code Motion Across Branches

- **★** Restriction 1a (register op)
	- » The destination of op is not in liveout(br)
	- » Wrongly kill a live value
- Restriction 1b (memory op)
	- » Op does not modify the memory
	- » Actually live memory is what matters, but that is often too hard to determine
- **❖** Restriction 2
	- » Op must not cause an exception that may terminate the program execution when br is taken
	- » Op is executed more often than it is supposed to (speculated)
	- » Page fault or cache miss are ok
- \cdot Insert control dep when either restriction is violated

Downward Code Motion Across Branches

- \div Restriction 1 (liveness)
	- » If no compensation code
		- Same restriction as before, destination of op is not liveout
	- » Else, no restrictions
		- Duplicate operation along both directions of branch if destination is liveout
- \div Restriction 2 (speculation)
	- » Not applicable, downward motion is not speculation
- \triangleleft Again, insert control dep when the restrictions are violated
- \div Part of the philosphy of superblocks is no compensation code insertion hence R1 is enforced!

Add Control Dependences to a Superblock

To Be Continued