EECS 583 – Class 11 Instruction Scheduling

University of Michigan

October 6, 2021

Announcements & Reading Material

- Next lecture, Monday Oct 11, will be only on Zoom at the usual time
- HW 2 Due Friday at midnight!
 - » Talk to Ze & Yunjie for last minute help
- Project discussion meetings
 - » No class Oct 18 (Fall Break), 20, 25
 - » Each group meets 10 mins with Yunjie/Ze and I, signup next week for timeslot
 - » Action item
 - Need to identify group members
 - Use piazza to recruit additional group members or express your availability
 - Think about project areas that you want to work on

Today's class

» "The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors," P. Chang et al., IEEE Transactions on Computers, 1995, pp. 353-370.


Next class

» "Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops", B. Rau, MICRO-27, 1994, pp. 63-74.

From Last Time: Data Dependences + Latencies


Data dependences

- » If 2 operations access the same register, they are dependent
- » However, only keep dependences to most recent producer/consumer as other edges are redundant
- » Types of data dependences



From Last Time: More Dependences + Latencies

- Memory dependences
 - » Similar as register, but through memory
 - » Memory dependences may be certain or maybe
- Control dependences
 - » Branch determines whether an operation is executed or not
 - » Operation must execute after/before a branch



Class Problem From Last Time: Answer

machine model

latencies

add: 1

mpy: 3 load: 2

store: 1

Store format (addr, data)

1. Draw dependence graph

2. Label edges with type and latencies

1.
$$r1 = load(r2)$$

$$2. r2 = r2 + 1$$

3. store (r8, r2)


4.
$$r3 = load(r2)$$

$$5. r4 = r1 * r3$$

6.
$$r5 = r5 + r4$$

7.
$$r2 = r6 + 4$$


8. store (r2, r5)



Memory deps all with latency =1: $1 \rightarrow 3$ (ma), $1 \rightarrow 8$ (ma), $3 \rightarrow 4$ (mf), $3 \rightarrow 8$ (mo), $4 \rightarrow 8$ (ma)


Dependence Graph Properties - Estart

- Estart = earliest start time, (as soon as possible ASAP)
 - » Schedule length with infinite resources (dependence height)
 - \rightarrow Estart = 0 if node has no predecessors
 - » Estart = MAX(Estart(pred) + latency)
 for each predecessor node
 - » Example




Lstart

- ❖ Lstart = latest start time, ALAP
 - » Latest time a node can be scheduled s.t. sched length not increased beyond infinite resource schedule length
 - » Lstart = Estart if node has no successors
 - » Lstart = MIN(Lstart(succ) latency)
 for each successor node
 - » Example




Slack

- ❖ Slack = measure of the scheduling freedom
 - Slack = Lstart Estart for each node
 - » Larger slack means more mobility
 - » Example




Critical Path

- \bullet Critical operations = Operations with slack = 0
 - » No mobility, cannot be delayed without extending the schedule length of the block
 - » Critical path = sequence of critical operations from node with no predecessors to exit node, can be multiple crit paths



Homework Problem




```
Node Estart Lstart Slack

1
2
3
4
5
6
7
8
9
```

Critical path(s) =

Homework Problem - Answer



Node	Estart	Lstart	Slack
1	0	0	0
2	1	2	2
3	2	2	0
4	0	3	3
5	4	5	1
6	4	4	0
7	5	6	1
8	7	7	0
9	8	8	0


Critical path(s) = 1,3,6,8,9

Operation Priority

- Priority Need a mechanism to decide which ops to schedule first (when you have multiple choices)
- Common priority functions
 - » Height Distance from exit node
 - Give priority to amount of work left to do
 - » Slackness inversely proportional to slack
 - Give priority to ops on the critical path
 - » Register use priority to nodes with more source operands and fewer destination operands
 - Reduces number of live registers
 - Uncover high priority to nodes with many children
 - Frees up more nodes
 - » Original order when all else fails

Height-Based Priority

- Height-based is the most common
 - » priority(op) = MaxLstart Lstart(op) + 1




List Scheduling (aka Cycle Scheduler)

- Build dependence graph, calculate priority
- Add all ops to UNSCHEDULED set
- ★ time = -1
- while (UNSCHEDULED is not empty)
 - » time++
 - » READY = UNSCHEDULED ops whose incoming dependences have been satisfied
 - » Sort READY using priority function
 - » For each op in READY (highest to lowest priority)
 - op can be scheduled at current time? (are the resources free?)
 - Yes, schedule it, op.issue_time = time

 - **↓** Remove op from UNSCHEDULED/READY sets
 - No, continue

Cycle Scheduling Example

Processor: 2 issue, 1 memory port, 1 ALU Memory port = 2 cycles, pipelined ALU = 1 cycle



RU_map	Schedule	
time ALU MEM 0 1 2 3 4 5 6 7	time Instructions 0 1 2 3 4 5 6 7	
9	9	

List Scheduling (Operation Scheduler)


- Build dependence graph, calculate priority
- Add all ops to UNSCHEDULED set
- while (UNSCHEDULED not empty)
 - » op = operation in UNSCHEDULED with highest priority
 - » For time = estart to some deadline
 - Op can be scheduled at current time? (are resources free?)
 - Yes, schedule it, op.issue_time = time

 - **↓** Remove op from UNSCHEDULED
 - ◆ No, continue
 - » Deadline reached w/o scheduling op? (could not be scheduled)
 - Yes, unplace all conflicting ops at op.estart, add them to UNSCHEDULED
 - Schedule op at estart

 - **↓** Remove op from UNSCHEDULED

Homework Problem – Operation Scheduling

Processor: 2 issue, 1 memory port, 1 ALU Memory port = 2 cycles, pipelined ALU = 1 cycle




RU_map	Schedule	
time ALU MEM	time Instructions	
0	0	
1	1	
2	2	
3	3	
4	4	
5	5	
6	6	
7	7	
8	8	
9	9	

Time = Ready =

- 1. Calculate height-based priorities
- 2. Schedule using Operation scheduler

Homework Problem – Answer

Processor: 2 issue, 1 memory port, 1 ALU Memory port = 2 cycles, pipelined ALU = 1 cycle



- 1. Calculate height-based priorities
- 2. Schedule using <u>Operation</u> scheduler

1	6
2	7
2 3 4 5 6	4
4	4 5
5	2 3
6	3
7	3 2 3
8 9	2
9	3
10	1
DII mana	

priority

RU_map		Schedule		
time	ALU N	MEM	Time	Instructions
0		X	0	2
1		X	1	1
2		X	2	4
3	X	X	3	3, 9
4	X		4	6
5	X		5	7
6	X		6	5
7	X		7	8
8	X		8	10


Generalize Beyond a Basic Block

Superblock

- » Single entry
- » Multiple exits (side exits)
- » No side entries

Schedule just like a BB


- » Priority calculations needs change
- » Dealing with control deps



Lstart in a Superblock

- Not a single Lstart any more
 - » 1 per exit branch (Lstart is a vector!)
 - » Exit branches have probabilities

op Estart Lstart0 Lstart1
1
2
3
4
5
6




Operation Priority in a Superblock

- Priority Dependence height and speculative yield
 - » Height from op to exit * probability of exit
 - » Sum up across all exits in the superblock

 $\begin{aligned} Priority(op) &= SUM(Probi * (MAX_Lstart - Lstarti(op) + 1)) \\ &\quad valid \ late \ times \ for \ op \end{aligned}$

op Lstart0 Lstart1 Priority
1
2
3
4
5

6



Dependences in a Superblock

Superblock

```
1: r1 = r2 + r3

2: r4 = load(r1)

3: p1 = cmpp(r3 == 0)

4: branch p1 Exit1

5: store (r4, -1)


6: r2 = r2 - 4

7: r5 = load(r2)

8: p2 = cmpp(r5 > 9)

9: branch p2 Exit2
```

Note: Control flow in red bold



- * Data dependences shown, all are reg flow except 1→ 6 is reg anti
- * Dependences define precedence ordering of operations to ensure correct execution semantics
- * What about control dependences?
- * Control dependences define precedence of ops with respect to branches

Conservative Approach to Control Dependences

Superblock

```
1: r1 = r2 + r3

2: r4 = load(r1)

3: p1 = cmpp(r3 == 0)

4: branch p1 Exit1

5: store (r4, -1)


6: r2 = r2 - 4

7: r5 = load(r2)

8: p2 = cmpp(r5 > 9)

9: branch p2 Exit2
```

Note: Control flow in red bold



- * Make branches barriers, nothing moves above or below branches
- * Schedule each BB in SB separately
- * Sequential schedules
- * Whole purpose of a superblock is lost
- * Need a better solution!

Upward Code Motion Across Branches

- Restriction 1a (register op)
 - » The destination of op is not in liveout(br)
 - » Wrongly kill a live value
- * Restriction 1b (memory op)
 - » Op does not modify the memory
 - Actually live memory is what matters, but that is often too hard to determine
- * Restriction 2
 - » Op must not cause an exception that may terminate the program execution when br is taken
 - » Op is executed more often than it is supposed to (speculated)
 - » Page fault or cache miss are ok
- Insert control dep when either restriction is violated


if
$$(x > 0)$$

 $y = z / x$

• • •



control flow graph



Downward Code Motion Across Branches

- Restriction 1 (liveness)
 - » If no compensation code
 - Same restriction as before, destination of op is not liveout
 - » Else, no restrictions
 - Duplicate operation along both directions of branch if destination is liveout
- Restriction 2 (speculation)
 - » Not applicable, downward motion is not speculation
- Again, insert control dep when the restrictions are violated
- Part of the philosphy of superblocks is no compensation code insertion hence R1 is enforced!

```
a = b * c
if (x > 0)
```

else

• • •




control flow graph

1:
$$a = b * c$$


2: branch x <= 0

Add Control Dependences to a Superblock




Notes: All branches are control dependent on one another.

If no compensation, all ops dependent on last branch




Class Problem



Relaxing Code Motion Restrictions

- Upward code motion is generally more effective
 - » Speculate that an op is useful (just like an out-of-order processor with branch pred)
 - » Start ops early, hide latency, overlap execution, more parallelism
- Removing restriction 1
 - » For register ops use register renaming
 - » Could rename memory too, but generally not worth it
- Removing restriction 2
 - » Need hardware support (aka speculation models)
 - Some ops don't cause exceptions
 - Ignore exceptions
 - Delay exceptions




R1: y is not in liveout(1)

R2: op 2 will never cause an exception when op1 is taken

Restricted Speculation Model

- Most processors have 2 classes of opcodes
 - » Potentially exception causing
 - load, store, integer divide, floating-point
 - » Never excepting
 - Integer add, multiply, etc.
 - Overflow is detected, but does not terminate program execution
- Restricted model
 - » R2 only applies to potentially exception causing operations
 - » Can freely speculate all never exception ops (still limited by R1 however)




We assumed restricted speculation when this graph was drawn.

This is why there is no cdep between $4 \rightarrow 6$ and $4 \rightarrow 8$


General Speculation Model

- 2 types of exceptions
 - » Program terminating (traps)
 - Div by 0, illegal address
 - » Fixable (normal and handled at run time)
 - Page fault, TLB miss
- General speculation
 - » Processor provides nontrapping versions of all operations (div, load, etc)
 - » Return some bogus value (0) when error occurs
 - » R2 is completely ignored, only R1 limits speculation
 - » Speculative ops converted into non-trapping version
 - » Fixable exceptions handled as usual for non-trapping ops




Programming Implications of General Spec

- Correct program
 - » No problem at all
 - » Exceptions will only result when branch is taken
 - » Results of excepting speculative operation(s) will not be used for anything useful (R1 guarantees this!)
- Program debugging
 - » Non-trapping ops make this almost impossible
 - » Disable general speculation during program debug phase



Class Problem



- 1. Starting with the graph assuming restricted speculation, what edges can be removed if general speculation support is provided?
- 2. With more renaming, what dependences could be removed?















