# EECS 583 - Class 3 <br> Region Formation, Predicated Execution 

University of Michigan
September 12, 2018

## Announcements \& Reading Material

* HW1 is out - Get busy on it!
* Today's class
» "Trace Selection for Compiling Large C Applications to Microcode", Chang and Hwu, MICRO-21, 1988.
» "The Superblock: An Effective Technique for VLIW and Superscalar Compilation", Hwu et al., Journal of Supercomputing, 1993
* Material for Monday
» "The Program Dependence Graph and Its Use in Optimization", J. Ferrante, K. Ottenstein, and J. Warren, ACM TOPLAS, 1987
- This is a long paper - the part we care about is the control dependence stuff. The PDG is interesting and you should skim it over, but we will not talk about it now
» "On Predicated Execution", Park and Schlansker, HPL Technical Report, 1991.


## Regions

* Region: A collection of operations that are treated as a single unit by the compiler
» Examples
- Basic block
- Procedure
- Body of a loop
» Properties
- Connected subgraph of operations
- Control flow is the key parameter that defines regions
- Hierarchically organized
* Problem
» Basic blocks are too small (3-5 operations)
- Hard to extract sufficient parallelism
» Procedure control flow too complex for many compiler xforms
- Plus only parts of a procedure are important (90/10 rule)


## Regions (2)

* Want
» Intermediate sized regions with simple control flow
» Bigger basic blocks would be ideal !!
» Separate important code from less important
» Optimize frequently executed code at the expense of the rest
* Solution
» Define new region types that consist of multiple BBs
» Profile information used in the identification
» Sequential control flow (sorta)
» Pretend the regions are basic blocks


## Region Type 1 - Trace

* Trace - Linear collection of basic blocks that tend to execute in sequence
" "Likely control flow path"
» Acyclic (outer backedge ok)
* Side entrance - branch into the middle of a trace
* Side exit - branch out of the middle of a trace
* Compilation strategy
» Compile assuming path occurs $100 \%$ of the time
» Patch up side entrances and exits afterwards
* Motivated by scheduling (i.e., trace scheduling)



## Linearizing a Trace



## Intelligent Trace Layout for Icache Performance



## Issues With Selecting Traces

- Acyclic
» Cannot go past a backedge
* Trace length
» Longer $=$ better ?
» Not always !
* On-trace / off-trace transitions
» Maximize on-trace
» Minimize off-trace
» Compile assuming on-trace is $100 \%$ (ie single BB)
» Penalty for off-trace
* Tradeoff (heuristic)
» Length
» Likelihood remain within the trace



## Trace Selection Algorithm

```
i = 0;
mark all BBs unvisited
while (there are unvisited nodes) do
    seed = unvisited BB with largest execution freq
    trace[i] += seed
    mark seed visited
    current = seed
    /* Grow trace forward */
    while (1) do
        next = best_successor_of(current)
    if (next == 0) then break
    trace[i] += next
    mark next visited
    current = next
    endwhile
    /* Grow trace backward analogously */
    1++
endwhile
```


## Best Successor/Predecessor

* Node weight vs edge weight
» edge more accurate
* THRESHOLD
» controls off-trace probability
» 60-70\% found best
* Notes on this algorithm
» BB only allowed in 1 trace
» Cumulative probability ignored
» Min weight for seed to be chose (ie executed 100 times)

```
best_successor_of(BB)
    e}=\mathrm{ control flow edge with highest
        probability leaving BB
    if (e is a backedge) then
        return 0
    endif
    if (probability(e) <= THRESHOLD) then
        return 0
    endif
    d = destination of e
    if (d is visited) then
        return 0
    endif
    return d
end procedure
```


## Class Problems

Find the traces. Assume a threshold probability of $60 \%$.


## Traces are Nice, But ...

* Treat trace as a big BB
» Transform trace ignoring side entrance/exits
» Insert fixup code
- aka bookkeeping
» Side entrance fixup is more painful
» Sometimes not possible so transform not allowed
- Solution
» Eliminate side entrances
» The superblock is born



## Region Type 2 - Superblock

* Superblock - Linear collection of basic blocks that tend to execute in sequence in which control flow may only enter at the first BB
" "Likely control flow path"
» Acyclic (outer backedge ok)
» Trace with no side entrances
» Side exits still exist
* Superblock formation
» 1. Trace selection
» 2. Eliminate side entrances



## Tail Duplication

* To eliminate all side entrances replicate the "tail" portion of the trace
» Identify first side entrance
» Replicate all BB from the target to the bottom
» Redirect all side entrances to the duplicated BBs
» Copy each BB only once
» Max code expansion $=2 x-1$ where $x$ is the number of $B B$ in the trace
» Adjust profile information



## Superblock Formation



## Issues with Superblocks

* Central tradeoff
» Side entrance elimination
- Compiler complexity
- Compiler effectiveness
» Code size increase
* Apply intelligently
» Most frequently executed BBs are converted to SBs
» Set upper limit on code expansion
» $1.0-1.10 \mathrm{x}$ are typical code expansion ratios from SB formation


## Class Problem



## Class Problem Solution - Superblock Formation



## An Alternative to Branches: Predicated Execution

* Hardware mechanism that allows operations to be conditionally executed
* Add an additional boolean source operand (predicate)
» ADD r1, r2, r3 if p1
- if ( p 1 is True), $\mathrm{r} 1=\mathrm{r} 2+\mathrm{r} 3$
- else if ( p 1 is False), do nothing (Add treated like a NOP)
- p1 referred to as the guarding predicate
- Predicated on True means always executed
- Omitted predicated also means always executed
* Provides compiler with an alternative to using branches to selectively execute operations
» If statements in the source
» Realize with branches in the assembly code
» Could also realize with conditional instructions
» Or use a combination of both


## Predicated Execution Example

```
\(a=b+c\)
if \((a>0)\)
    \(\mathrm{e}=\mathrm{f}+\mathrm{g}\)
else
    \(\mathrm{e}=\mathrm{f} / \mathrm{g}\)
\(\mathrm{h}=\mathrm{i}-\mathrm{j}\)
```

$$
\begin{array}{ll}
\text { BB1 } & \text { add a, b, c } \\
\text { BB1 } & \text { bgt a, 0, L1 } \\
\text { BB3 } & \text { dive, f, g } \\
\text { BB3 } & \text { jump L2 } \\
\text { BB2 } & \text { L1: adde, f, } g \\
\text { BB4 } & \text { L2: sub h, i, } \mathrm{j}
\end{array}
$$



Traditional branching code

$$
\begin{aligned}
& \text { BB1 add } a, b, c \text { if } T \\
& \text { BB1 } \mathrm{p} 2=\mathrm{a}>0 \text { if T } \\
& \text { BB1 p3 }=\mathrm{a}<=0 \text { if } T \\
& \text { BB3 dive, f, } g \text { if } p 3 \\
& \text { BB2 add e, } f, g \text { if } p \text { 2 } \\
& \text { BB4 sub } \mathrm{h}, \mathrm{i}, \mathrm{j} \text { if } \mathrm{T} \\
& \text { BB1 } \\
& \text { BB2 } \\
& \text { BB3 }
\end{aligned}
$$

Predicated code

## What About Nested If-then-else's?

$$
\begin{aligned}
& a=b+c \\
& \text { if }(a>0) \\
& \quad \text { if }(a>25) \\
& \quad e=f+g \\
& \text { else } \\
& \quad e=f * g \\
& \text { else } \\
& \quad e=f / g \\
& h=i-j
\end{aligned}
$$

| BB1 | add a, b, c |
| :--- | :--- |
| BB1 | bgt $a, 0$, L1 |
| BB3 | dive, f, g |
| BB3 | jump L2 |
| BB2 | L1: bgt a, 25, L3 |
| BB6 | mpy e, f, g |
| BB6 | jump L2 |
| BB5 | L3: add e, f, g |
| BB4 | L2: sub $h, i, j$ |



Traditional branching code

## Nested If-then-else's - No Problem

```
\(\mathrm{a}=\mathrm{b}+\mathrm{c}\)
if \((a>0)\)
    if \((a>25)\)
        \(\mathrm{e}=\mathrm{f}+\mathrm{g}\)
    else
        \(\mathrm{e}=\mathrm{f} * \mathrm{~g}\)
else
    \(\mathrm{e}=\mathrm{f} / \mathrm{g}\)
\(\mathrm{h}=\mathrm{i}-\mathrm{j}\)
```

BB1 add $a, b, c$ if T
BB1 p2 $=\mathrm{a}>0$ if T
BB1 p3 $=\mathrm{a}<=0$ if $T$
BB3 dive, $f, g$ if $p 3$
BB3 p5 = a > 25 if p2
BB3 $\mathrm{p} 6=\mathrm{a}<=25$ if p 2
BB6 mpy e, f, g if p6
BB5 add e, $\mathrm{f}, \mathrm{g}$ if p 5
BB4 sub $h, i, j$ if T

## Predicated code

What do we assume to make this work ??
if p 2 is False, both p5 and p6 are False
So, predicate setting instruction should set result to False if guarding predicate is false!!!

## Benefits/Costs of Predicated Execution



Benefits:<br>- No branches, no mispredicts<br>- Can freely reorder independent operations in the predicated block<br>- Overlap BB2 with BB5 and BB6<br>Costs (execute all paths)<br>-worst case schedule length<br>-worst case resources required

## HPL-PD Compare-to-Predicate Operations (CMPPs)

* How do we compute predicates
» Compare registers/literals like a branch would do
» Efficiency, code size, nested conditionals, etc
* 2 targets for computing taken/fall-through conditions with 1 operation

```
p1, p2 = CMPP.cond.D1a.D2a (r1, r2) if p3
p1 = first destination predicate
p2 = second destination predicate
cond = compare condition (ie EQ, LT, GE, ...)
D1a = action specifier for first destination
D2a = action specifier for second destination
(r1,r2) = data inputs to be compared (ie r1<r2)
p3 = guarding predicate
```


## CMPP Action Specifiers

| Guarding <br> predicate | Compare <br> Result | UN | UC | ON | OC | AN | AC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 | - | - | - | - |
| 0 | 1 | 0 | 0 | - | - | - | - |
| 1 | 0 | 0 | 1 | - | 1 | 0 | - |
| 1 | 1 | 1 | 0 | 1 | - | - | 0 |

UN/UC = Unconditional normal/complement This is what we used in the earlier examples guard $=0$, both outputs are 0 guard $=1, \mathrm{UN}=$ Compare result, $\mathrm{UC}=$ opposite
ON/OC = OR-type normal/complement
AN/AC = AND-type normal/complement

## OR-type, AND-type Predicates

$$
\begin{aligned}
& \text { p1 }=0 \\
& \text { p1 }=\text { cmpp_ON }(\mathrm{r} 1<\mathrm{r} 2) \text { if } \mathrm{T} \\
& \mathrm{p} 1=\mathrm{cmpp} \text { _OC }(\mathrm{r} 3<\mathrm{r} 4) \text { if } \mathrm{T} \\
& \mathrm{p} 1=\mathrm{cmpp} \text { _ON }(\mathrm{r} 5<\mathrm{r} 6) \text { if } \mathrm{T}
\end{aligned}
$$

$\mathrm{p} 1=(\mathrm{r} 1<\mathrm{r} 2)|(!(\mathrm{r} 3<\mathrm{r} 4))|$ ( $\mathrm{r} 5<\mathrm{r} 5$ )

Wired-OR into p1
Generating predicated code
for some source code requires OR-type predicates

$$
\begin{aligned}
& \mathrm{p} 1=1 \\
& \mathrm{p} 1=\mathrm{cmpp} \text { _AN }(\mathrm{r} 1<\mathrm{r} 2) \text { if } \mathrm{T} \\
& \mathrm{p} 1=\mathrm{cmpp} \text { AC }(\mathrm{r} 3<\mathrm{r} 4) \text { if } \mathrm{T} \\
& \mathrm{p} 1=\mathrm{cmpp} \text { _AN }(\mathrm{r} 5<\mathrm{r} 6) \text { if } \mathrm{T}
\end{aligned}
$$

$$
\begin{gathered}
\mathrm{p} 1=(\mathrm{r} 1<\mathrm{r} 2) \&(!(\mathrm{r} 3<\mathrm{r} 4)) \& \\
(\mathrm{r} 5<\mathrm{r} 5)
\end{gathered}
$$

Wired-AND into p1
Talk about these later - used for control height reduction

## Use of OR-type Predicates

$$
\begin{aligned}
& a=b+c \\
& \text { if }(a>0 \& \& b>0) \\
& \quad e=f+g \\
& \text { else } \\
& \quad e=f / g \\
& h=i-j
\end{aligned}
$$

| BB1 | add a, b, c |
| :---: | :---: |
| BB1 | ble a, 0, L1 |
| BB5 | ble b, 0, L1 |
| BB2 | add e, f, g |
| BB2 | jump L2 |
| BB3 | L1: div e, f, g |
| BB4 | L2: sub h, i, j |



```
p2 }->\mathrm{ BB2
p3 }->\mathrm{ BB3
p5 -> BB5
```

| BB1 | add $\mathrm{a}, \mathrm{b}, \mathrm{c}$ if T |
| :--- | :--- |
| BB1 | $\mathrm{p} 3, \mathrm{p} 5=\mathrm{cmpp} . O N . U C ~$ |
| $\mathrm{a}<=0$ if T |  |
| BB5 | $\mathrm{p} 3, \mathrm{p} 2=\mathrm{cmpp} . O N . U C \mathrm{~b}<=0$ if p 5 |
| BB3 | div e, f, g if p 3 |
| BB2 | add e, $\mathrm{f}, \mathrm{g}$ if p 2 |
| BB4 | sub $\mathrm{h}, \mathrm{i}, \mathrm{j}$ if T |

BB1
BB5
BB2
BB3
BB4

Predicated code

## Homework Problem - Answer Next Time

```
if (a>0) {
    if (b>0)
        r=t+s
    else
        u=v+1
    y=x+1
}
```

a. Draw the CFG
b. Predicate the code removing all branches

