Lecture 18: Vision Transformers

Justin Johnson

Lecture 18 - 1

Admin: Grading

- A3 grades Will be out today or tomorrow
- Midterm: Submit regrade requests by tonight on Piazza

Admin: PyTorch Tutorial

- A4 A6 require deeper PyTorch knowledge than A1 A3
- Instead of just PyTorch tensors, you also need to use autograd, modules, optimizers, learning rate schedules, etc
- We have prepared a PyTorch tutorial that walks through these concepts in the case of image classification: <u>https://piazza.com/class/kxtai72amx34p0?cid=765</u>

Admin: A4

Object Detection: FCOS, Faster R-CNN

Due Tuesday, 3/29/2022, 11:59pm ET

Updated A4 starter code out yesterday:

- Incorporates clarifications / documentation improvements from Piazza
- No functional code changes: you can copy-paste all your code from previous to current version and everything should still work
- Optional: if you are not confused, can keep going with original release

Admin: A4

- Autograder will be out (hopefully?) tomorrow
- We will give more autograder submissions (10/day)
- No tricky hidden test cases
- If you get good final AP, its very likely you are ok
- Autograding:
 - Very light
 - Make sure your code is vectorized
 - Make sure you didn't hardcode any image dimensions, feature dimensions, number of layers, etc

Admin: Project

Project details are available here:

https://web.eecs.umich.edu/~justincj/teaching/eecs498/WI2022/project.html

Project options:

- Image Classification
- Single-Image Super-Resolution
- Novel View Synthesis with NeRF
- Choose Your Own

For Choose Your Own project: need to submit a **project proposal** by Friday April 1, 11:59 ET. Make a private post on Piazza under tag "project-proposal". This is not graded, but we need to ok the project.

Today: Vision Transformers

But first...

Justin Johnson

Lecture 18 - 7

GFLOP per Dollar

• CPU • GPU (FP32) • GPU (Tensor Core)



Justin Johnson

Lecture 18 - 8

Best GPU money can buy: NVIDA A100

Memory:

Capacity: 40/80 GB HBM2 Bandwidth: 1.5/2.0 TB/sec

Compute:

FP64: 9.7 TFLOP/sec FP32: 19.5 TFLOP/sec BF16: 39 TFLOP/sec FP16: 78 TFLOP/sec FLOP = "Floating Point Operation"; one addition, multiplication, etc TFLOP = 1 trillion FLOPs (10^{12})



Justin Johnson

Lecture 18 - 9

Best GPU money can buy: NVIDA A100

Memory:

Capacity: 40/80 GB HBM2 Bandwidth: 1.5/2.0 TB/sec

Compute:

FP64: 9.7 TFLOP/sec FP32: 19.5 TFLOP/sec BF16: 39 TFLOP/sec FP16: 78 TFLOP/sec

Tensor Cores:

TF32: 156 TFLOP/sec FP16/BF16: 312 TFLOP/sec FLOP = "Floating Point Operation"; one addition, multiplication, etc TFLOP = 1 trillion FLOPs (10^{12})



Justin Johnson

Lecture 18 - 10

Memory:

Capacity: 40/80 GB HBM3 Bandwidth: 3.0 TB/sec **(1.5x better)**

Compute:

FP64: 30 TFLOP/sec (**3x better**) FP32: 60 TFLOP/sec (**3x better**) BF16: 120 TFLOP/sec (**3x better**) FP16: 120 TFLOP/sec (**1.5x better**)

Tensor Cores:

TF32: 500 TFLOP/sec (3.2x better) FP16/BF16: 1000 TFLOP/sec (3.2x better)

FLOP = "Floating Point Operation"; one addition, multiplication, etc TFLOP = 1 trillion FLOPs (10^{12})



Memory:

Capacity: 40/80 GB HBM3 Bandwidth: 3.0 TB/sec **(1.5x better)**

Compute: What are these?

FP64: 30 TFLOP/sec (**3x better**)
FP32: 60 TFLOP/sec (**3x better**)
BF16: 120 TFLOP/sec (**3x better**)
FP16: 120 TFLOP/sec (**1.5x better**)

Tensor Cores:

TF32: 500 T FLOP/sec **(3.2x better)** FP16/BF16: 1000 TFLOP/sec **(3.2x better)**

FLOP = "Floating Point Operation"; one addition, multiplication, etc TFLOP = 1 trillion FLOPs (10^{12})



Lecture 18 - 12

Floating Point Formats $(-1)^{S}(2^{E+bias})\left(1+\frac{M}{2^{|M|}}\right)$

Justin Johnson

Lecture 18 -



"Single precision": Standard datatype for deep learning

Bits are expensive: take memory, takes time to move them around, Multiplication is quadratic in #bits Can we use fewer than 32 bits?

Justin Johnson

Lecture 18 -





Used in Google TPUs

Lecture 18 -



We often need to compute dot products (for matrix multiply, convolution, etc):

 $y = x_1 w_1 + x_2 w_2 + \dots + x_n w_n$

We often need to compute dot products (for matrix multiply, convolution, etc): $y = x_1w_1 + x_2w_2 + \dots + x_nw_n$

Multiplication is more expensive than addition Idea: Multiply in low precision, add in high precision

We often need to compute dot products (for matrix multiply, convolution, etc): $y = x_1w_1 + x_2w_2 + \dots + x_nw_n$

Multiplication is more expensive than addition Idea: Multiply in low precision, add in high precision

Inputs: x_i , w_i in low precision (FP16, BF16, TF32) **Output**: y in high precision (FP32)

 $y = FP32(x_1w_1) + FP32(x_2w_2) + \dots + FP32(x_nw_n)$

Justin Johnson

We often need to compute dot products (for matrix multiply, convolution, etc): $y = x_1w_1 + x_2w_2 + \dots + x_nw_n$

Multiplication is more expensive than addition Idea: Multiply in low precision, add in high precision

Inputs: x_i , w_i in low precision (FP16, BF16, TF32) **Output**: y in high precision (FP32)

 $y = FP32(x_1w_1) + FP32(x_2w_2) + \dots + FP32(x_nw_n)$

Tensor Cores in NVIDIA GPUs are special hardware for mixed-precision matrix multiplication with different low-precision formats (TF32, BF16 best for neural nets)

Justin Johnson

Lecture 18 - 21



Justin Johnson

Lecture 18 - 22

80 GB of HBM3 memory



Justin Johnson

Lecture 18 - 23

80 GB of HBM3 memory

Processing cores



Justin Johnson

Lecture 18 - 24





Justin Johnson

Lecture 18 - 25

144 "Streaming Multiprocessors": Independent multicore processors

(only 132/144 are enabled due to issues with yield)





Justin Johnson

Lecture 18 - 26

H100 SM

Each SM has 4 subunits that can each simultaneously execute 32 threads (1 warp)

32 **FP32 cores** per subunit; each can compute y = ax + b per clock cycle (1 **multiply-add** = 2 FLOPs)

PCI Express 58 Host involves									
Oga/Thead Expression With Vito Control									
Marine Wilson	penellen 11 11 12 12 12 12 12 12 12 12 12 12 12 1								

				L d Looda										
				L1 Instri	uctio	on Cach	e							
	L0 Instruct	tion Cache			זה			L0	Instruct	ion C	ache			
Wa		Warp Scheduler (32 thread/clk)												
Di		Dispatch Unit (32 thread/clk)												
Reg	jister File (1	16,384 x 32	?-bit)				F	Registe	r File (1	6,384	4 x 32-bit)			
INT32 FP32 FF	P32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	32 FP32 FP32 FP6 32 FP32 FP32 FP6		FP6	4				
INT32 FP32 FF	P32 FP6	4				INT32			4					
INT32 FP32 FF	732 FP6	4				INT32	FP32	FP32	FP6	4				
	52 FP6	4				INT22	EB32	FP32	FPO	4				
INT32 FP32 FP	32 FP6	4				INT32	FP32	FP32	FP6	4 4				
INT32 FP32 FF	22 FP6	4 TE	INSO			INT32	FP32	FP32	FP6	4	TENS			
INT32 FP32 FF	32 FP6	4 4 th	GENE	RATION		INT32	FP32	FP32	FP6	4	4 th GEN	ERATION		
INT32 FP32 FF	-32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	-32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	P32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	-32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	32 FP6	4				IN132	FP32	FP32	FP6	4				
LD/ LD/ LD/ ST ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST	LD/ ST	SFU		LD/ ST	LD/ L ST S	.D/ LD/ ST ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU		
Wa Di Reg	rp Scheduler spatch Unit (jister File (1	r (32 thread (32 thread/d 16,384 x 32	/clk) clk) 2-bit)				F	Warp Sc Dispate Register	heduler ch Unit (r File (1	(32 th (32 th (32 th	hread/clk) read/clk) 4 x 32-bit)	,		
INT32 FP32 FF	232 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	-32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	-32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	732 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	232 EP6	4 TE	NSO			INT32	FP32	FP32	FP6	4	TENS			
INT32 FP32 FF	32 EP6	4 4 th	GENE	RATION		INT32	FP32	FP32	FP6	4	4 th GEN	ERATION		
INT32 FP32 FF	232 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	P32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	P32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	P32 FP6	4				INT32	FP32	FP32	FP6	4				
INT32 FP32 FF	FP6	4				INT32	FP32	FP32 EP32	FP6	4				
INT32 FP32 FF	22 FP6	4				INT32	FP32	FP32	EP6	4				
			10/			1.0/				1.0/				
ST ST ST	ST ST	ST ST	ST	SFU		ST	ST S	ST ST	ST	ST	ST ST	SFU		
		Т	enso	or Mem	or	y Aco	celer	ator						
256 KB L1 Data Cache / Shared Memory														
		256 KB							J					
Tex		256 KB	LIL Te <u>x</u>		11		Te	ex			_T	ex		

Justin Johnson

Lecture 18 - 27

H100 SM

Each SM has 4 subunits that can each simultaneously execute 32 threads (1 warp)

32 **FP32 cores** per subunit; each can compute y = ax + b per clock cycle (1 **multiply-add** = 2 FLOPs)

(132 SMs/GPU) * (128 cores/SM) * (2 FLOPs/core/cycle) * (1.775 * 10⁹ cycles/sec) = 60 * 10⁹ FLOPs/GPU/sec



			L1 Instruc	tion Cache								
	LO	Instruction (Cache		LO	Instruction	Cache					
	Warp Sc	heduler (32	thread/clk)		Warn Scheduler (32 thread/clk)							
	Dispate	ch Unit (32 t	nread/clk)		Dispate	ch Unit (32 f	thread/clk)					
	Registe	r File (16,38	14 x 32-bit)		Registe	r File (16,3	84 x 32-bit)					
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64	TENSOR CORE	INT32	FP32 FP32	FP64	TENSOR CORE					
INT32	FP32 FP32	FP64	4 th GENERATION	INT32	FP32 FP32	FP64	4 th GENERATION					
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64	-	INT32	FP32 FP32	FP64						
LD/	ST ST ST	ST ST	ST ST SFU		.D/ LD/ LD/ ST ST ST	LD/ LD/	ST ST SFU					
	Warp So Dispate Registe	heduler (32 ch Unit (32 ti r File (16,38	thread/clk) nread/clk) 14 x 32-bit)	Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)								
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	FP32 FP32	FP64						
INT32	FP32 FP32	FP64		INT32	5000 5000							
INT32	FP32 FP32	FP64			FP32 FP32	FP64	-					
	EP32 EP32			INT32	FP32 FP32 FP32 FP32	FP64 FP64						
INT32		FP64		INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64						
INT32 INT32	FP32 FP32	FP64		INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64						
INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP <u>64</u>		INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64						
INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE					
INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64		INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64						
INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FF32 FF32 FP32 FP32 FP32 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP33 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FP32 FP32 FP32 FP32 FP32<td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>TENSOR CORE 4th GENERATION</td></td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP33 FP32 FP33 FP32 FP33 FP32 FP33 FP33 FP33 FP33 FP34 FP35 FP35 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FH32 FH32 FP32 FP32 FP33 FP32 FP34<td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>TENSOR CORE 4th GENERATION</td></td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FH32 FH32 FP32 FP32 FP33 FP32 FP34 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 ST ST	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 ST ST ST ST	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION L ^{DY} L ^{DY} ST ST					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP33 FP32 FP34 FP35 FP35 FP32 FP36 FP37 FP37 FP38 FP38 FP38 FP39 FP39 FP39 FP39 FP39 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td> <td>INT32 INT32</td> <td>FP32 FP32 FP32 FP32 FP33 ST ST ST Barrow ST </td> <td>FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32	FP32 FP32 FP33 ST ST ST Barrow ST	FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 ST ST ST ST	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32	FP32 FP32 ST ST ST ST Belerator Marced Mee Tex	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP33 FP32 FP34 FP35 FP35 FP32 FP36 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td> <td>INT32 INT32</td> <td>FP32 FP32 FP32 FP32 FP33<td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>TENSOR CORE 4th GENERATION</td></td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION	INT32 INT32	FP32 FP32 FP33 <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>TENSOR CORE 4th GENERATION</td>	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE 4 th GENERATION					

Justin Johnson

Lecture 18 - 28

H100 SM

Each SM has 4 subunits that can each simultaneously execute 32 threads (1 warp)

32 **FP32 cores** per subunit; each can compute y = ax + b per clock cycle (1 **multiply-add** = 2 FLOPs)

4 **Tensor cores** per subunit; each can do one tiny matrix multiply per clock: $[4 \times 16] * [16 \times 8] = [4 \times 8]$ (FP16/FP32, 4*8*16*2 FLOPs = 1024 FLOPs)

Chi Libora 1 Anno 1									
	and the second s								
Wine Wise Wise Wise Wise Wise Wise Wise Wis	The second secon								

SM																
						L1 Inst	ructi	on Cach	е							
		L0 In	struc	tion C:	ache		ור			L.O	Instruc	tion C	ache			
Warp Scheduler (32 thread/clk)								Warp Scheduler (32 thread/clk)								
	Dis	spatch	n Unit	(32 th	read/clk)		5			Dispate	ch Unit	(32 th	read/o	:lk)		
	Reg	ister	File ('	16,384	4 x 32-bit)			F	Registe	r File ('	16,384	4 x 32	-bit)		
INT32	FP32 FP3	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FP6	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	4	TENO			INT32	FP32	FP32	FPE	4				
1NT32	FP32 FP3	32	FPE	14	th of	OR CORE		INT32	FP32	FP32	FPE	4	4 th GENERATION			
INT32	FP32 FP3	32	FPE	4	4''' GEI	NERATION		INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	4				INT32	FP32	FP32	FPE	4				
INT22	ED22 ED	32	FPE	4				INT22	ED32	ED32	FPE	4				
INT32	EP32 EP	32	FPE	4				INT32	EP32	EP32	FPE	4				
INT32	EP32 EP	32	FPE	4				INT32	EB22	EP22	FP64 FP64					
INT32	EP32 EP	32	FPE	ан 24				INT32	EP32	EP32	FPE	а Л				
1141-52	TF32 FP		FPE					1141.52	TF3Z	1152	FPE					
LD/ ST	LD/ LD/ STST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU		LD/ ST	LD/ L ST S	D/ LD/ ST _ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	
	War Dis Reg	p Sch spatch ister	edule 1 Unit File ('	r (32 th (32 th) 16,384	hread/clk) read/clk) 4 x 32-bit)			F	Narp Sc Dispate Register	hedule ch Unit r File ('	r (32 t (32 th 16,38	hread read/c 4 x 32	/clk) :lk) !-bit)		
INT32	ED32 ED	20	EDG	4				INT32	ED32	ED32	EDA	4	-			
INT32	EP32 EP	32	EDE	4 A				INT32	FP32	FP32	EDA	4 1				
INT32	EP32 EP	32	EDE	-+ A				INT32	EP32	EP32	EDA	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 EP	32	EPE	\$4				INT32	FP32	FP32	FPE	54				
INT32	FP32 FP	32	FPE	54				INT32	FP32	FP32	FP64					
INT32	FP32 FP	32	FPE	64				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	64	TENS	OR CORE		INT32	FP32	FP32	FP6	4	TE	NSO	R CORE	
INT32	FP32 FP3	32	FPE	4	4 th GE	NERATION		INT32	FP32	FP32	FP6	4	4 th	GEN	RATION	
INT32	FP32 FP3	32	FPE	64				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	64				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FP6	64				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP3	32	FPE	i4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4				
INT32	FP32 FP	32	FPE	4				INT32	FP32	FP32	FP6	4		_		
LD/ ST	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU		LD/ ST	LD/ L ST S	D/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	
					Ten	sor Men	nor	у Асс	celer	ator						
				256	KB L1	Data Ca	acł	ne / S	hare	d Me	mory	/				
	Tex				L	ex			Te	x				Te	<u>ر</u>	
	Tex				Т	ex			Те	x				Tex	(

Justin Johnson

Lecture 18 - 29

H100 GPU: Expect Bigger Models!



Justin Johnson

Lecture 18 - 30

Last Time: Attention



Justin Johnson

Lecture 18 - 31

Last Time: Self-Attention Layer

Inputs:

Input vectors: X (Shape: $N_X \times D_X$) Key matrix: W_K (Shape: $D_X \times D_Q$) Value matrix: W_V (Shape: $D_X \times D_V$) Query matrix: W_Q (Shape: $D_X \times D_Q$)

Computation:

Query vectors: $\mathbf{Q} = \mathbf{XW}_{\mathbf{Q}}$ Key vectors: $\mathbf{K} = \mathbf{XW}_{\mathbf{K}}$ (Shape: $N_{X} \times D_{Q}$) Value Vectors: $\mathbf{V} = \mathbf{XW}_{\mathbf{V}}$ (Shape: $N_{X} \times D_{V}$) Similarities: $\mathbf{E} = \mathbf{QK}^{\mathsf{T}} / \sqrt{D_{Q}}$ (Shape: $N_{X} \times N_{X}$) $\mathbf{E}_{i,j} = (\mathbf{Q}_{i} \cdot \mathbf{K}_{j}) / \sqrt{D_{Q}}$ Attention weights: $\mathbf{A} = \operatorname{softmax}(\mathbf{E}, \operatorname{dim}=1)$ (Shape: $N_{X} \times N_{X}$) Output vectors: $\mathbf{Y} = \mathbf{AV}$ (Shape: $N_{X} \times D_{V}$) $\mathbf{Y}_{i} = \sum_{j} A_{i,j} \mathbf{V}_{j}$



Justin Johnson

Lecture 18 - 32

Last Time: Three Ways of Processing Sequences

Recurrent Neural Network



1D Convolution



Works on Ordered Sequences (+) Good at long sequences: After one RNN layer, h_T "sees" the whole sequence (-) Not parallelizable: need to

compute hidden states sequentially

Works on Multidimensional Grids (-) Bad at long sequences: Need to stack many conv layers for outputs to "see" the whole sequence (+) Highly parallel: Each output can be computed in parallel

Self-Attention



Works on Sets of Vectors

(-) Good at long sequences: after one self-attention layer, each output "sees" all inputs!
(+) Highly parallel: Each output can be computed in parallel
(-) Very memory intensive

Justin Johnson

Lecture 18 - 33

Last Time: Transformer

Transfomer block inputs a set of vectors, outputs a set of vectors.

Vectors only communicate via (multiheaded) self-attention



Vaswani et al, "Attention is all you need", NeurIPS 2017

Justin Johnson

Last Time: Transformer

Transformer Block:

Input: Set of vectors x **Output**: Set of vectors y

Hyperparameters:

- Number of blocks
- Number of heads per block
- Width (channels per head, FFN width)



Vaswani et al, "Attention is all you need", NeurIPS 2017

Lecture 18 - 35

Last Time: Transformers in NLP

Model	Layers	Width	Heads	Params	Data	Training
Transformer-Base	12	512	8	65M		8x P100 (12 hours)
Transformer-Large	12	1024	16	213M		8x P100 (3.5 days)
BERT-Base	12	768	12	110M	13 GB	
BERT-Large	24	1024	16	340M	13 GB	
XLNet-Large	24	1024	16	~340M	126 GB	512x TPU-v3 (2.5 days)
RoBERTa	24	1024	16	355M	160 GB	1024x V100 GPU (1 day)
GPT-2	48	1600	?	1.5B	40 GB	
Megatron-LM	72	3072	32	8.3B	174 GB	512x V100 GPU (9 days)
Turing-NLG	78	4256	28	17B	?	256x V100 GPU
GPT-3	96	12,288	96	175B	694GB	?
Gopher	80	16,384	128	280B	10.55 TB	4096x TPUv3 (38 days)
Today: How to use Attention / Transformers for Vision?

Justin Johnson

Lecture 18 - 37

Idea #1: Add attention to existing CNNs

Start from standard CNN architecture (e.g. ResNet)



Zhang et al, "Self-Attention Generative Adversarial Networks", ICML 2018 Wang et al, "Non-local Neural Networks", CVPR 2018

Justin Johnson

Idea #1: Add attention to existing CNNs

Start from standard CNN architecture (e.g. ResNet)

Add Self-Attention blocks between existing ResNet blocks



Zhang et al, "Self-Attention Generative Adversarial Networks", ICML 2018 Wang et al, "Non-local Neural Networks", CVPR 2018

Justin Johnson

Lecture 18 - 39

Idea #1: Add attention to existing CNNs

Model is still a CNN! Start from standard CNN architecture (e.g. ResNet) Can we replace

convolution entirely? Add Self-Attention blocks between existing ResNet blocks



Zhang et al, "Self-Attention Generative Adversarial Networks", ICML 2018 Wang et al, "Non-local Neural Networks", CVPR 2018

Justin Johnson

Lecture 18 - 40

Convolution: Output at each position is inner product of conv kernel with receptive field in input



Justin Johnson

Lecture 18 - 41

Idea #2: Replace Convolution with "Local Attention" Map center of receptive field to **query**



Output: C' x H x W

Input: C x H x W

Hu et al, "Local Relation Networks for Image Recognition", ICCV 2019; Ramachandran et al, "Stand-Alone Self-Attention in Vision Models", NeurIPS 2019

Justin Johnson

Lecture 18 - 42

Map center of receptive field to **query** Map each element in receptive field to **key** and **value**



Output: C' x H x W

Input: C x H x W

Hu et al, "Local Relation Networks for Image Recognition", ICCV 2019; Ramachandran et al, "Stand-Alone Self-Attention in Vision Models", NeurIPS 2019

Justin Johnson

Lecture 18 - 43

Map center of receptive field to **query** Map each element in receptive field to **key** and **value** Compute **output** using attention



Hu et al, "Local Relation Networks for Image Recognition", ICCV 2019; Ramachandran et al, "Stand-Alone Self-Attention in Vision Models", NeurIPS 2019

Justin Johnson

Lecture 18 - 44

Map center of receptive field to **query** Map each element in receptive field to **key** and **value** Compute **output** using attention Replace all conv in ResNet with local attention

LR = "Local Relation"	LR =	: "Loca	I Re	lation	"
-----------------------	------	---------	------	--------	---

Lecture 18 - 45

stage	output	ResNet-50		LR-Net-50 (7×7, m=		
res1	112×112	7×7 conv, 64, strid	e 2	1×1, 64 7×7 LR, 64, stride 2	2	
		3×3 max pool, stride 2		3×3 max pool, stride 2		
	ECHEC	[1×1, 64]		[1×1, 100		
1052	30×30	3×3 conv, 64	$\times 3$	7×7 LR, 100 ×	3	
		1×1, 256		1×1, 256		
		1×1, 128]	[1×1, 200]		
res3	28×28	3×3 conv, 128	×4	7×7 LR, 200 ×	(4	
		1×1,512		[1×1, 512		
	14×14	1×1, 256]	[1×1, 400]		
res4		3×3 conv, 256	×6	7×7 LR, 400 ×	6	
		1×1, 1024		1×1, 1024		
		1×1,512]	[1×1, 800]		
res5	7×7	3×3 conv, 512	×3	7×7 LR, 800 ×	3	
		1×1, 2048		1×1, 2048		
	1 \sc 1	global average po	ol	global average pool		
	1 \ 1	1000-d fc, softmax		1000-d fc, softmax		
# params		25.5 ×10 ⁶		23.3 ×10 ⁶		
FLOPs		4.3 ×10 ⁹		4.3 ×10 ⁹		

Hu et al, "Local Relation Networks for Image Recognition", ICCV 2019; Ramachandran et al, "Stand-Alone Self-Attention in Vision Models", NeurIPS 2019

Justin Johnson

Map center of receptive field to **query** Map each element in receptive field to **key** and **value** Compute **output** using attention Replace all conv in ResNet with local attention Lots of tricky details, hard to implement, only marginally better than ResNets

March 23, 2022



Hu et al, "Local Relation Networks for Image Recognition", ICCV 2019; Ramachandran et al, "Stand-Alone Self-Attention in Vision Models", NeurIPS 2019

Justin Johnson

Idea #3: Standard Transformer on Pixels

Treat an image as a set of pixel values



Chen et al, "Generative Pretraining from Pixels", ICML 2020

Justin Johnson

Lecture 18 - 47

Idea #3: Standard Transformer on Pixels

Treat an image as a set of pixel values



Problem: Memory use!

R x R image needs R⁴ elements per attention matrix

Chen et al, "Generative Pretraining from Pixels", ICML 2020

Justin Johnson

Lecture 18 - 48

Idea #3: Standard Transformer on Pixels

Treat an image as a set of pixel values



Problem: Memory use!

R x R image needs R⁴ elements per attention matrix

R=128, 48 layers, 16 heads per layer takes 768GB of memory for attention matrices for a single example...

Chen et al, "Generative Pretraining from Pixels", ICML 2020

Justin Johnson

Lecture 18 - 49



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 51



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 52

N input patches, each of shape 3x16x16

Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 53



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 54

Add positional embedding: learned Ddim vector per position

Linear projection to D-dimensional vector

N input patches, each of shape 3x16x16



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 55



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 56



Justin Johnson

Lecture 18 - 57



Justin Johnson

Lecture 18 - 58



Lecture <u>18 - 59</u>

Vision Transformer (ViT)



Justin Johnson

Lecture 18 - 60

Vision Transformer (ViT)



Justin Johnson

Lecture 18 - 61



Lecture 18 - 62



Lecture 18 - 63



Lecture 18 - 64



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

Justin Johnson



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

	sti	n		h	ns	on
<u> </u>			<u> </u>			



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

Justin Johnson

JFT-300M is an internal Google dataset with 300M labeled images

If you pretrain on JFT and finetune on ImageNet, large ViTs outperform large ResNets



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

JUS	SUN.	JO	son.

JFT-300M is an internal Google dataset with 300M labeled images

If you pretrain on JFT and finetune on ImageNet, large ViTs outperform large ResNets



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

Justin Johnson

Claim: ViT models have "less inductive bias" than ResNets, so need more pretraining data to learn good features

(Not sure I buy this explanation: "inductive bias" is not a welldefined concept we can measure!)



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

Justin Johnson

Lecture 18 - 70



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

Justin Johnson

Improving ViT: Augmentation and Regularization

Regularization for ViT models:

- Weight Decay
- Stochastic Depth
- Dropout (in FFN layers of Transformer)

Data Augmentation for ViT models:

- MixUp
- RandAugment

Lecture 18 - 72

Improving ViT: Augmentation and Regularization

ImageNet-1k, 300ep

Degularization for VIT readale.		No regularization	Regularization 0.1
Regularization for VIT models:	RTi -		
- Weight Decay	Ti/16 -		
- Stochastic Depth	S/32 -		
- Dropout (In FFN layers of	S/16 -		
Transformer)	B/32 -		
	R26S -		
Data Augmentation for VII	B/16 -		
models:	L/16 -		
- IVIIXUP	R50L -		
- RandAugment	none -	light1 - light2 - med1 - med2 - neavy1 -	none - light1 - light2 - med1 - med2 - neavy1 - neavy2 -
Steiner et al, "How to train your ViT? Data, Augmentation, and Regularization in Vision Transformers", arXiv 2021		More augmentation	$\rightarrow \longrightarrow$
Justin Johnson	Lecture 18 - 73		March 23, 2022
ImageNet-1k, 300ep

No regularization Regularization 0.1 **Regularization for ViT models:** RTi Weight Decay Ti/16 ViT models: **Stochastic Depth** Ti = TinyS/32 S = SmallDropout (in FFN layers of S/16 B = BaseTransformer) L = LargeB/32 **R26S** Data Augmentation for ViT **B/16** models: L/16 MixUp **R50L** RandAugment heavy2 med2 none ght2 med2 ight2 med1 none heavy1 ght1 heavyl ight1 med1 heavy2 Steiner et al, "How to train your ViT? Data, Augmentation, More augmentation and Regularization in Vision Transformers", arXiv 2021 Justin Johnson March 23, 2022 Lecture 18 - 74

Regularization for ViT models:

- Weight Decay
- Stochastic Depth
- Dropout (in FFN layers of Transformer)
- Data Augmentation for ViT models:
- MixUp
- RandAugment



Steiner et al, "How to train your ViT? Data, Augmentation, and Regularization in Vision Transformers", arXiv 2021

Justin Johnson

Lecture 18 - 75

Regularization for ViT models:

- Weight Decay
- Stochastic Depth
- Dropout (in FFN layers of Transformer)

Data Augmentation for ViT models:

- MixUp
- RandAugment



Steiner et al, "How to train your ViT? Data, Augmentation, and Regularization in Vision Transformers", arXiv 2021

Justin Johnson

Lecture 18 - 77

Hybrid models: No regularization Regularization 0.1 **ResNet blocks**, **Regularization for ViT models:** RTi then ViT blocks 69 71 Weight Decay Ti/16 ViT models: 72 71 **Stochastic Depth** Ti = TinyS/32 70 64 S = SmallDropout (in FFN layers of S/16 71 76 B = BaseTransformer) L = LargeB/32 63 69 R26S 72 75 Data Augmentation for ViT **Original Paper:** B/16 70 76 77.9 models: 76.53 L/16 69 74 MixUp **R50L** 70 75 RandAugment Adding regularization is heavy2 none med2 ight2 none heavy1 ght1 ightl med1 (almost) always helpful

Steiner et al, "How to train your ViT? Data, Augmentation, and Regularization in Vision Transformers", arXiv 2021

Justin Johnson

More augmentation

ImageNet-1k, 300ep

March 23, 2022

med1

ght2

med2

heavy2

heavy1

Regularization for ViT models:

- Weight Decay
- **Stochastic Depth**
- Dropout (in FFN layers of Transformer)

Data Augmentation for ViT models:

- MixUp
- RandAugment

Augmentation gives big improvements over original results



Justin Johnson

ImageNet-1k, 300ep Hybrid models: No regularization Regularization 0.1 **ResNet blocks**, RTi then ViT blocks 69 71 Ti/16 ViT models: 72 71 Ti = TinyS/32 70 64 S = SmallS/16 71 76 B = BaseL = LargeB/32 63 69 R26S 72 75 **Original Paper:** 80 80 81 82 82 B/16 70 76 79 79 81 76 79 83 82 77.9 76.53 76 78 78 L/16 69 76 77 78 78 76 74 78 77 77 79 Regularization + **R50L** 70 75 heavy2 med2 none med2 none ght2 ght2 heavy1 ght1 med1 ght1 med1 heavy2 heavyl More augmentation

Lecture 18 - 78

Regularization for ViT model

- Weight Decay
- Stochastic Depth
- Dropout (in FFN layers of Transformer)

Data Augmentation for ViT models:

- MixUp
- RandAugment

Hybrid models:		ImageNet-1k, 300ep														
	ResNet blocks,	No regularization							Regularization 0.1							
eis:	then ViT blocks	RTi-	69	73	73	72	70	69	68	71	70	67	65	63	62	61
	ViT models:	Ti/16 -	72	76	75	75	74	72	71	71	72	68	65	63	63	62
-	Ti = Tiny	S/32 -	64	71	76	76	76	74	74	70	72	72	71	71	69	68
-	S = Smail B = Base	S/16 -	71	77	79	81	82	80	80	76	79	80	79	79	77	77
	L = Large	B/32 -	63	70	73	75	76	75	76	69	74	77	77	78	77	77
	Original Paper: 77.9	R26S -	72	76	78	79	80	80	80	75	78	81	82	82	81	81
		B/16-	70	76	79	79	81	80	80	76	79	81	82	83	82	82
	76.53	L/16 -	69	76	77	78	78	76	76	74	78	78	78	79	77	77
Lots of other R50L			70	75	76	77	77	76	76	75	78	78	78	79	77	77
patterns in full results			none -	light1 -	light2 -	med1 -	med2 -	heavy1 -	heavy2 -	none -	light1 -	light2 -	med1 -	med2 -	heavy1 -	heavy2 -
	More augmentation															

Steiner et al, "How to train your ViT? Data, Augmentation, and Regularization in Vision Transformers", arXiv 2021

Justin Johnson

Lecture 18 - 79

Step 1: Train a **teacher model** on images and ground-truth labels



March 23, 2022

Hinton et al, "Distilling the knowledge in a neural network", NeurIPS Deep Learning and Representation Learning Workshop, 2015

Justin Johnson

Lecture 18 - 80

Step 1: Train a **teacher model** on images and ground-truth labels

Step 2: Train a

student model to

match predictions

from the **teacher**



March 23, 2022

Hinton et al, "Distilling the knowledge in a neural network", NeurIPS Deep Learning and Representation Learning Workshop, 2015

Justin Johnson

Lecture 18 - 81

Step 1: Train a **teacher model** on images and ground-truth labels

Step 2: Train a

student model to

match predictions

from the **teacher**

match GT labels)

(sometimes also to



Hinton et al, "Distilling the knowledge in a neural network", NeurIPS Deep Learning and Representation Learning Workshop, 2015

Justin Johnson

Lecture 18 - 82

Step 1: Train a **teacher model** on images and ground-truth labels



Often works better than training student from scratch (especially if teacher is bigger than student)

Cross P(cat) = 0.9GT label: Entropy P(dog) = 0.1Cat Loss

Step 2: Train a student model to match predictions from the teacher (sometimes also to match GT labels)



Hinton et al, "Distilling the knowledge in a neural network", NeurIPS Deep Learning and Representation Learning Workshop, 2015

Justin Johnson

Lecture 18 - 83

Can also train student on unlabeled data! (Semisupervised learning)

Step 1: Train a **teacher model** on images and ground-truth labels



Step 2: Train a student model to match predictions from the teacher (sometimes also to match GT labels)



Hinton et al, "Distilling the knowledge in a neural network", NeurIPS Deep Learning and Representation Learning Workshop, 2015

Justin Johnson

Lecture 18 - 84

Step 1: Train a <u>teacher</u> <u>CNN</u> on ImageNet



<u>student ViT</u> to match ImageNet predictions from the teacher CNN (and match GT labels)

Step 2: Train a

Touvrom et al, "Training data-efficient image transformers & distillation through attention", ICML 2021

Justin Johnson

Lecture 18 - 85



Touvrom et al, "Training data-efficient image transformers & distillation through attention", ICML 2021

Justin Johnson

Lecture 18 - 86

ViT-B/16 on ImageNet



Touvrom et al, "Training data-efficient image transformers & distillation through attention", ICML 2021

Justin Johnson

Lecture 18 - 87

ViT-B/16 on ImageNet



Lecture 18 - 88

Touvrom et al, "Training data-efficient image transformers & distillation through attention", ICML 2021

Justin Johnson

March	23.	2022
	<u> </u>	~~~~

ViT vs CNN

Stage 3: 256 x 14 x 14

Stage 2: 128 x 28 x 28

Stage 1: 64 x 56 x 56

Input: 3 x 224 x 224

3x3 conv, 512 3x3 conv, 512, /2 3x3 conv, 64 Input

In most CNNs (including ResNets), **decrease** resolution and **increase** channels as you go deeper in the network (Hierarchical architecture)

Useful since objects in images can occur at various scales

Justin Johnson

Lecture 18 - 89

ViT vs CNN

3x3 conv, 512 3x3 conv, 512

3x3 conv, 512

3x3 conv, 512

3x3 conv, 512 3x3 conv. 512, /2

3x3 conv, 64

Input

Stage 3: 256 x 14 x 14

Stage 2: 128 x 28 x 28

Stage 1: 64 x 56 x 56

Input: 3 x 224 x 224

In most CNNs (including ResNets), decrease resolution and **increase** channels as you go deeper in the network (Hierarchical architecture)

Useful since objects in images can occur at various scales

> In a ViT, all blocks have same resolution and number of channels (Isotropic architecture)



Input:

March 23, 2022

Justin Johnson

Lecture 18 - 90

ViT vs CNN

3x3 conv, 512 3x3 conv, 512

3x3 conv, 512

3x3 conv, 512

3x3 conv, 512

3x3 conv, 64

Input

Stage 3: 256 x 14 x 14

Stage 2: 128 x 28 x 28

Stage 1: 64 x 56 x 56

Input: 3 x 224 x 224 In most CNNs (including ResNets), **decrease** resolution and **increase** channels as you go deeper in the network (Hierarchical architecture)

Useful since objects in images can occur at various scales

In a ViT, all blocks have same resolution and number of channels (Isotropic architecture)

Can we build a hierarchical ViT model?



March 23, 2022

Justin Johnson

Lecture 18 - 91



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 92



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 93





Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 94



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 95



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 96



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 97



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture <u>18 - 98</u>



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 99



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 100

With H x W grid of **tokens**, each attention matrix is $H^2W^2 - quadratic$ in image size

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 101



With H x W grid of **tokens**, each attention matrix is H^2W^2 – **quadratic** in image size

Rather than allowing each **token** to attend to all other tokens, instead divide into **windows** of M x M tokens (here M=4); only compute attention within each window

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 102



With H x W grid of **tokens**, each attention matrix is H^2W^2 – **quadratic** in image size

Rather than allowing each **token** to attend to all other tokens, instead divide into **windows** of M x M tokens (here M=4); only compute attention within each window

Total size of all attention matrices is now: $M^{4}(H/M)(W/M) = M^{2}HW$

Linear in image size for fixed M! Swin uses M=7 throughout the network

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 103

Problem: tokens only interact with other tokens within the same window; no communication across windows



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 104

Swin Transformer: Shifted Window Attention

Solution: Alternate between normal windows and <u>shifted windows</u> in successive Transformer blocks



Block L: Normal windows

Block L+1: Shifted Windows

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 105

Swin Transformer: <u>Shifted Win</u>dow Attention

Solution: Alternate between normal windows and <u>shifted windows</u> in successive Transformer blocks

Detail: Relative Positional Bias

ViT adds positional embedding to input tokens, encodes *absolute position* of each token in the image



Block L: Normal windows

Block L+1: Shifted Windows

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 106

Swin Transformer: <u>Shifted Win</u>dow Attention

Solution: Alternate between normal windows and <u>shifted windows</u> in successive Transformer blocks

Detail: Relative Positional Bias

ViT adds positional embedding to input tokens, encodes *absolute position* of each token in the image

Swin does not use positional embeddings, instead encodes *relative position* between patches when computing attention:

Standard Attention:

 $A = Softmax \left(\frac{QK^{T}}{\sqrt{D}}\right)V$ Q, K, V: M² × D (Query, Key, Value)

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Block L: Normal windows

Lecture 18 - 107

Block L+1: Shifted Windows



Swin Transformer: <u>Shifted Win</u>dow Attention

Solution: Alternate between normal windows and <u>shifted windows</u> in successive Transformer blocks

Block L: Normal windows

Block L+1: Shifted Windows

Detail: Relative Positional Bias

ViT adds positional embedding to input tokens, encodes *absolute position* of each token in the image

Swin does not use positional embeddings, instead encodes *relative position* between patches when computing attention:

Attention with relative bias:

$$A = Softmax\left(\frac{QK^{T}}{\sqrt{D}} + B\right)V$$

 $Q, K, V: M^2 \times D$ (Query, Key, Value) $B: M^2 \times M^2$ (learned biases)

Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 108

Swin Transformer: Speed vs Accuracy

RegNetY - EffNet - ViT+Distillation (DeiT) - Swin



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 109
Swin Transformer: Speed vs Accuracy

RegNetY - EffNet - ViT+Distillation (DeiT) - Swin



Liu et al, "Swin Transformer: Hierarchical Vision Transformer using Shifted Windows", CVPR 2021

Justin Johnson

Lecture 18 - 110

Other Hierarchical Vision Transformers

MViT

Swin-V2

Improved MViT







Fan et al, "Multiscale Vision Transformers", ICCV 2021 Liu et al, "Swin Transformer V2: Scaling up Capacity and Resolution", CVPR 2022

Li et al, "Improved Multiscale Vision Transformers for Classification and Detection", arXiv 2021

Justin Johnson

Lecture 18 - 111

Vision Transformer: Another Look



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 112

Vision Transformer: Another Look



Dosovitskiy et al, "An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale", ICLR 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 113



Tolstikhin et al, "MLP-Mixer: An all-MLP architecture for vision", NeurIPS 2021

<u>Cat image</u> is free for commercial use under a <u>Pixabay license</u>

Justin Johnson

Lecture 18 - 114



Tolstikhin et al, "MLP-Mixer: An all-MLP architecture for vision", NeurIPS 2021

Justin Johnson

Lecture 18 - 115

MLP-Mixer is actually just a weird CNN???

Equivalent to

Conv(1x1, C->C, stride=1)



Tolstikhin et al, "MLP-Mixer: An all-MLP architecture for vision", NeurIPS 2021

Justin Johnson

Lecture 18 - 116

Equivalent to

Conv($N^{1/2}$ x $N^{1/2}$, C->C, groups=C)

Cool idea; but initial ImageNet results not very compelling (but better with JFT pretraining) MLP-Mixer is actually just a weird CNN???

Equivalent to

Conv(1x1, C->C, stride=1)





N patches with C channels each MLP 1: C -> C, apply to each of the **N patches** MLP 2: N -> N, apply to each of the **C channels**

Tolstikhin et al, "MLP-Mixer: An all-MLP architecture for vision", NeurIPS 2021

Justin Johnson

Lecture 18 - 117

MLP-Mixer: Many concurrent and followups

Touvron et al, "ResMLP: Feedforward Networks for Image Classification with Data-Efficient Training", arXiv 2021, https://arxiv.org/abs/2105.03404

Tolstikhin et al, "MLP-Mixer: An all-MLP architecture for vision", NeurIPS 2021, https://arxiv.org/abs/2105.01601

Liu et al, "Pay Attention to MLPs", NeurIPS 2021, https://arxiv.org/abs/2105.08050

Yu et al, "S2-MLP: Spatial-Shift MLP Architecture for Vision", WACV 2022, <u>https://arxiv.org/abs/2106.07477</u>

Chen et al, "CycleMLP: A MLP-like Architecture for Dense Prediction", ICLR 2022, <u>https://arxiv.org/abs/2107.10224</u>

Simple object detection pipeline: directly output a set of boxes from a Transformer

No anchors, no regression of box transforms

Match predicted boxes to GT boxes with bipartite matching; train to regress box coordinates



Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 119





Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 120





Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 121



Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 122



Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 123



Carion et al, "End-to-End Object Detection with Transformers", ECCV 2020

Justin Johnson

Lecture 18 - 124

Summary

Vision Transformers have been a super hot topic the past ~1-2 years!

Very different architecture vs traditional CNNs

Applications to all tasks: classification, detection, segmentation, etc

My takeaway: Vison transformers are an evolution, not a revolution. We can still fundamentally solve the same problems as with CNNs.

Main benefit is probably speed: Matrix multiply is more hardwarefriendly than convolution, so ViTs with same FLOPs as CNNs can train and run much faster

Justin Johnson

Next week: Generative Models

Justin Johnson

Lecture 18 - 126