# Lab 3: Queued A-D Conversion (eQADC)

1



- Acquire analog input from the potentiometer and observe the result using the debugger
- Using an oscilloscope, measure the time required to complete one conversion by toggling GPIO
- Acquire a sine wave signal from the function generator and investigate aliasing
  - Generate a square wave signal from the input sine function and observe output signal frequency on the digital oscilloscope
  - Use the "software oscilloscope" to output the acquired signal to the
    - serial port for display on the monitor



Software Oscilloscope Display

- Chapter 19 MPC5553-RM
  - Two12-bit ADC (ADC0/1)
  - Single ended, 0-5v
  - Double ended -2.5 2.5v
  - 40 MUXed input channels
- Command FIFO (CFIFO) triggers ADC
- Results FIFO (RFIFO)
   receives conversions
- DMA (Direct Memory Access) transfers
  - Commands from userdefined command queue to CFIFO
  - Results from RFIFO to used-defined results



Figure 19-1 shows the primary components inside the eQADC.



Figure 19-1. Simplified eQADC Block Diagram





- 6 CFIFOs (EQADC\_CFIFO[0-5])
- 6 RFIFOs (EQADC\_RFIFO[0-5])
- Any CFIFO can command either ADC, and results can be sent to any RFIFO
  - We will configure EQADC\_CFIF00 and EQACD\_CFIF01 to use ADC0 and put the results in RFIF00 and RFIF01 respectively
  - Write commands to CFIFO "push registers" and read results from RFIFO "pop registers"



- Operating Modes
  - Single-scan mode
    - Command Queue is scanned one time
    - Software involvement is needed to re-arm queue after queue is scanned
  - Continuous-scan mode
    - Command Queue is scanned multiple times
    - Software involvement is not needed to re-arm queue
- All modes may be software-triggered, edgetriggered or level-triggered
  - We will set up 2 queues:
    - EQADC\_CFIFO0 for software-triggered single scan
    - EQADC\_CFIFO1 for software-triggered continuous scan



### Programming the eQADC

- Like other peripherals, the eQADC must be configured by writing commands to special purpose registers
  - eQADC Module Configuration Register (EQADC MCR)
  - CFIFO Control Registers (EQADC CFCRn)
- Structure to access these registers is included in MPC5553.h
  - EQADC\_MCR described in Section 19.3.2.1 of the Reference Manual
  - EQADC\_CFCRn described in Section 19.3.2.6 and Tables 19-9 and 19-10



### EQADC\_MCR



Figure 19-2. eQADC Module Configuration Register (EQADC\_MCR)

- ESSIE: Synchronous Serial Interface enable (disable = 00)
- **DBG**: Debug mode enable (disable = 00)



### EQADC\_CFCRn



Figure 19-7. eQADC CFIFO Control Registers (EQADC\_CFCRn)

- **SSE**: Single scan enable
- CFINV: CFCR invalidate (CFINV = 0)
- **MODE**: Operating mode (Table 9-10)
  - 0000: disabled
  - 0001: software triggered single scan
  - 1001: software triggered continuous scan



### Programming the eQADC

- Unlike other peripherals, some eQADC registers are *not* accessible to the programmer
- Registers that control on-chip ADCs are programmed by sending 32-bit *configuration* and *command* messages to the CFIFO
  - Write Configuration Command Message
    - Sets the control registers of the on-chip ADCs.
  - Read Configuration Command Message
    - Reads the contents of the on-chip ADC registers which are only accessible via command messages
  - Conversion Command Message



• Conversion result is returned with optional time stamp

### Non-memory Mapped ADC Registers

Table 19-25. ADC0 Registers

ADC0 Register Address	Use	Access
0x00	ADC0 Address 0x00 is used for conversion command messages.	
0x01	ADC0 Control Register (ADC0_CR)	Write/Read
0x02	ADC Time Stamp Control Register (ADC_TSCR) <sup>1</sup>	Write/Read
0x03	ADC Time Base Counter Register (ADC_TBCR) <sup>1</sup>	Write/Read
0x04	ADC0 Gain Calibration Constant Register (ADC0_GCCR)	Write/Read
0x05	ADC0 Offset Calibration Constant Register (ADC0_OCCR)	Write/Read
0x06-0xFF	Reserved	_

<sup>1</sup> This register is also accessible by configuration commands sent to the ADC1 command buffer.

- 5 configuration registers for each ADC
- Control register (ADCn\_CR)
  - Enables ADC
  - Enables external multiplexing
  - Sets the ADC clock speed
- Other configuration registers enable time stamp and set
   Calibration parameters

### ADCn\_CR





- ADCn\_EN: Enable ADC
- ADCn\_EMUX: Enable MUX
- **ADCn\_CLK\_PS**: ADC clock prescaler (see Table 19-28)



### R/W Configuration Command Message Format

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
EOQ	PAUSE	Reserved		EB (0b0)	BN	R/W (0b0)		ADC_REGISTER HIGH BYTE							
CFIFO Header										ADC Co	mman	d			
16	17	18 19 20		21	22	23	24	25	26	27	28	29	30	31	
ADC_REGISTER LOW BYTE										ADC	REG	ADDR	ESS		

ADC Command

Figure 19-27. Write Configuration Command Message Format for On-chip ADC Operation

- EOQ: end-of-queue
- **PAUSE:** wait for trigger

See Tables 19.35 and 36

- **EB**: external buffer (0 for on-chip ADC)
- **BN:** buffer number (0 or 1)
- **R/W:** 0 = write; 1 = read command message
- ADC\_REGISTER HIGH BYTE: value to be written into the most significant 8 bits of control/configuration register when the R/W bit is negated
- ADC\_REGISTER LOW BYTE: value to be written into the least significant 8 bits of control/configuration register when the R/W bit is negated

**ADC\_REG\_ADDRESS:** ADC register address (see Tables 19-25 and 26)



### Configuration Command Message Format

- As usual, we can use a structure or union to construct a configuration command message
- Access as a register or individual bit fields

```
union adc config msg
  vuint32 t R;
  struct
    vuint32 t header:6;
    vuint32 t command:26;
  } BB;
  struct
    vuint32 t EOQ:1;
    vuint32 t PAUSE:1;
    vuint32 t :3;
    vuint32 t EB:1;
    vuint32 t BN:1;
    vuint32 t RW:1;
    vuint32 t HIGH_BYTE:8;
    vuint32 t LOW BYTE:8;
    vuint32 t ADC REG ADDRESS:8;
   Β;
};
```

13



### Configuration Command Message Format

14

## Example: Select ACD0 and configure the ADC0\_CR



### Conversion Command Message Format



#### EOQ - End of Queue

Set to '1' to indicate last entry in Command Queue

PAUSE – Enter Pause state after transfer of current command message (Queue waits for the next trigger state)

#### EB – External Buffer

Should be set to logic '0' for the internal buffers.

#### BN - Buffer Number

- 0 = Message will be sent to Buffer # 0
- 1 = Message will be sent to Buffer #1

#### CAL - Calibration Control

Set to '1' if conversion result needs to be calibrated.

#### MESSAGE\_TAG – RFIFO #

Specifies which one of the six RFIFO the result is sent to.

#### LST- Long Sample Time select

A sample time of 2, 8, 64 or 128 ADC clock can be selected.

#### FMT- Conversion Data Format

- 0 = Right Justified
- 1 = Right Justified Signed

#### CHANNEL\_NUMBER

Selects the Analog Input Channel

#### Bits 24:31

Zero: word is a conversion command Nonzero: word is a configuration command



### Conversion Command Message Format

Our conversion
 command structure

```
union cfifo msg{
  vuint32 t R;
  struct{
   vuint32 t header:6;
    vuint32 t command:26;
  } BB;
  struct{
    vuint32 t EOQ:1;
    vuint32 t PAUSE:1;
    vuint32 t :3;
    vuint32 t EB:1;
    vuint32 t BN:1;
    vuint32 t CAL:1;
    vuint32 t MESSAGE TAG:4;
    vuint32 t LST:2;
    vuint32 t TSR:1;
    vuint32 t FMT:1;
    vuint32 t CHANNEL NUMBER:8;
    vuint32 t :8;
  } B;
};
```

16



### Conversion Command Message Format

### Conversion command message example:

```
union cfifo msg cmd;
 cmd.R =
                        0;
                        1; /* end-of-queue */
 cmd.B.EOQ =
 cmd.B.PAUSE =
                        0;
 cmd, B, EB =
                        0;
                       0; /* use first QADC unit */
 cmd.B.BN =
                     0; /* no calibration */
 cmd.B.CAL =
 cmd.B.MESSAGE_TAG = 0b0000; /* result queue 0 */
                        Ob10; /* sample time = 2 clks */
 cmd.B.LST =
 cmd.B.TSR =
                        0;
                        0;
 cmd.B.FMT =
 cmd.B.CHANNEL NUMBER = single channel;
```



### **Conversion Result Format**

0	1	2	з	4	5	6	7	8	9	10	11	12	13	14	15
0	0		CONVERSION_RESULT								0	0			

ADC Result

Figure 19-30. ADC Result Format when FMT = 0 (Right Justified Unsigned)— On-Chip ADC Operation

Table 19-38. ADC Result Format when FMT = 0 Field Descriptions

Bits	Name	Description
0-1	SIGN_EXT [0:1]	Sign extension. Only has meaning when FMT is asserted. SIGN_EXT is 0b00 when CONVERSION_RESULT is positive, and 0b11 when CONVERSION_RESULT is negative.
2–15	CONVERSION _RESULT [0:13]	Conversion result. A digital value corresponding to the analog input voltage in a channel when the conversion command was initiated.

- 12-bit conversion is stored in a 16-bit RFIFO as a signed or unsigned integer
- In either case, the result is stored in bits [2:13], i.e., bit shifted 2 left



- Recall
  - We need to transfer ADC configuration and conversion commands from memory to CFIFO
  - We need to transfer results from the RFIFO to memory
- This could take lots of time if CPU intervention is required







- DMA services:
  - peripheral requests (eQADC, for example)
  - software initiated requests
- Transfer Control Descriptor (TCD) used to define each channel (source and destination address, address increments, size etc..)
- See Chapter 9 in the Reference Manual, and Lab 3 document for description of DMA programming
- We have written the DMA code for Lab 3!



Function setupDMARequests continuously fills the CFIFO with commands from CONT\_SCAN\_QUEUE to read each ADC channel sequentially, and stores the results in CONT\_SCAN\_RESULTS



- As usual, you are given qadc.h with function prototypes; you will write the functions in qadc.c, plus application code in lab3.c
- Four functions (plus DMA) are required:
  - qadcInit: Initialize the eQADC:
    - Configure the conversion command queues
    - Configure the ADC
  - fillCCMTable: Build command conversion lists
    - Single and continuous scan lists required
  - qadcRead1 and qadcRead2: Read the results



- qadcInit: configuring the conversion
   command queues
  - Use the structure found in MPC553.h to access the MCR, CFIFO control registers and CFIFO push registers
    - Clear the MCR and set up one queue for software-triggered single scan and one queue for software-triggered continuous scan
    - Use the configuration command message structure to enable ADC0 and set the clock prescaler



- fillCCMTable: Build conversion command lists
  - Use the conversion command message structure to build a single scan conversion command on single\_channel
  - Use the conversion command message structure to build a queue of continuous scan command messages, CONT\_SCAN\_QUEUE[x], where x = channel\_number
    - Continuously scan ADC channels and put the results in the results queue



- qadcRead1: Single scan
  - Use the structure in MPC5553.h to
    - Write the command to the push register
    - Start scan (SSE = 1)
    - Wait until the scan is complete (wait until the results FIFO counter increments; see MPC5553-RM 19.3.2.8 "eQADC FIFO and Interrupt Status Registers," RFCTR bits)
    - Read the results from the RFIFO pop register
- qadcRead2 : Continuous scan
  - DMA is doing all the work: simply read the results from CONT SCAN RSULTS array



### Lab 3 Assignment

- Basic Conversion Testing
  - Write a C program (lab3.c) that uses qadcReadQ2 to retrieve the values of the eight analog inputs on the board and place them into an array named iAnalogQ2.
  - Use the debugger and slide potentiometer to verify that data are being acquired on each of the 8 input channels
  - Verify the qadcReadQ1 function in a similar manner



### Lab 3 Assignment

- Timing
  - Modify lab3.c so that, before the call to qadcReadQ1 function, one of the LEDs is set to high and is set back to low after the function returns
  - Connect an oscilloscope to the GPO output pin and measure:
    - How long it takes for a scan to be completed
    - The periodic rate at which scans occur
- Speed Testing
  - Generate a square wave by toggling the GPIO with respect to an input signal threshold (a sine wave input will result in a square wave output of the same frequency).
  - Increase the input frequency and observe what happens



### Lab 3 Assignment

- Oscilloscope Application
  - Build the software oscilloscope using the software provided
  - What is the highest-frequency signal you are able to capture and display without aliasing?

