Supported by Cadence

Can Recursive Bisection Alone Produce Routable Placements?

Andrew E. Caldwell Andrew B. Kahng Igor L. Markov http://vlsicad.cs.ucla.edu

Outline

- Routability and the placement context
- Placement by recursive bisection
- UCLA Capo placer
- Empirical results
- Conclusions and open questions



- VLSI placement is fixed-die, followed by routing
- Routing fails ⇒ placement was not useful
- Algorithms that produce routable placements are more valuable (no fixes ⇒ cleaner EDA)
- Timing-driven placement
 o does not excuse the routability requirement
 o is a harder problem, not a different problem
- Question: can we achieve routability without increasing wirelength ? (via a better global placer)















Test	Cells	Nets	White	#Metal	Placer	HPWL	WWL	Place	Routed	Route
case			space	Layers		x1e6	x1e6	time	WL x1e6	time
1	11471	11828	24.30%	3	Industrial	2.8	3.22	182	3.43	223
+					UCLA Capo	2.68	3.05	269	3.3	293
					Capo-Fast	2.72	3.03	131	3.38	336
2	19832	22974	9.90%	6	Industrial	1.24	2.53	520	2.49	833
+					UCLA Capo	1.28	2.36	473	2.16	500
					Capo-Fast	1.31	2.12	270	2.22	502
3	20392	25634	14.20%	2	Industrial	5.93	7.7	414	7.9	613
+					UCLA Capo	5.6	7.18	471	7.52	579
					Capo-Fast	5.76	7.25	239	unroutable!	3840
4	25995	28603	8.70%	3	Industrial	10.8	13.6	427	17	5382
-					UCLA Capo	10.3	12.8	837	17.9	6346
					Capo-Fast	10.2	12.5	394	17.8	5558
5	33917	39152	29.40%	4	Industrial	5.89	7.29	990	7.9	3502
- infty					UCLA Capo	5.73	6.88	1197	unroutable!	4196
					Capo-Fast	5.67	6.73	621	unroutable!	7355
6	35549	44121	0.10%	4	Industrial	9.67	12.3	1765	11.8	1120
+					UCLA Capo	9.3	11.4	1546	11.1	1050
					Capo-Fast	9.43	11.5	649	11.7	1055
7	42352	44490	29.30%	5	Industrial	37.1	47.7	981	44.3	624
=					UCLA Capo	36.2	45.5	1154	44.5	615
					Capo-Fast	34.8	45.1	657	46	701

What About MCNC Benchmarks?

Too old for meaningful routability evaluation

 > 10 years old, no longer representative (Alpert 98)
 row-based layouts use variable-die

 Most published WLs are unreliable

 solutions not available
 different row configurations used
 some placers place pads (on the boundary?)
 some assume given pad locations (which ones?)

 Capo runs on MCNC benchmarks (Bookshelf format)

 you can download Capo, run it and see solutions
 runtimes on a single Pentium III Xeon @550MHz
 avqlarge (25K cells, 33K nets) – 4.5min
 golem3 (100K cells, 217K nets) – 37 min





