Zipper: Latency-Tolerant Optimizations for High-Performance Buses

Shibo Chen[†] Hailun Zhang[‡] Todd Austin[†]



[†]University of Michigan – Ann Arbor

[‡]University of Wisconsin – Madison



Compute Process

Compute Offload Overhead

••• Memory Access

•••••

Host-Accelerator Communication

CPU/Host

Shared Memory

Accelerator

Background

Motivation (

Case Studies Challenges

Zipper

<u>Evaluation</u>

Compute Process

Compute Offload Overhead

••••• Memory Access

.....

Host-Accelerator Communication

① Connect to the accelerator CPU/Host

Shared Memory

Accelerator

<u>Case S</u>tudies Challenges

Zipper

<u>Evaluation</u>



Accelerator

Motivation

Case Studies Challenges

Zipper

Evaluation



Compute Offload Overhead

••••• Memory Access

.

Host-Accelerator Communication



es Challenges

Evaluation



Motivation

Case Studies Challenges

Zipper

Evaluation



Motivation Ca

<u>Case S</u>tudies Challenges

Zipper

Evaluation



Motivation Ca

<u>Case S</u>tudies Challenges

Zipper

Evaluation



Motivation Case Studies

ies Challenges

Zipper

Evaluation



Motivation Cas

<u>Case S</u>tudies Challenges

Zipper

Evaluation



Motivation Ca

<u>Case S</u>tudies Challenges

Zipper

Evaluation





~1000ns Overhead for Round Trip Latency

Background

(1)

CPU/Host

accelerator

Motivation

Case Studies

<u>Challenges</u> Zipper

Evaluation

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

ition Case

<u>Case S</u>tudies Challenges

Zipper

Evaluation

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

<u>P</u> 0

Background

Motivation Ca

<u>Case S</u>tudies Challenges

Zipper

Evaluation

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

 $(Execution_Time_{CPU} - Execution_Time_{accelerator})$ \mathbf{O}

Motivation

Background

Evaluation

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

$$\frac{P}{O} = \frac{(Execution_Time_{CPU} - Execution_Time_{accelerator})}{Communication_Latency}$$

Background

Motivation

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

$$\frac{P}{O} = \frac{(Execution_Time_{CPU} - Execution_Time_{accelerator})}{Communication_Latency}$$

$$=\frac{(T_{cpu}-T_{acc})}{T_{Lat}}$$

Background

<u>Case S</u>tudies Challenges

Ratio of Raw Time Saved Over Offload Overhead $\left(\frac{P}{O}\right)$:

$$\frac{P}{O} = \frac{(Execution_Time_{CPU} - Execution_Time_{accelerator})}{Communication_Latency}$$

$$=\frac{(T_{cpu}-T_{acc})}{T_{Lat}}$$

 $\frac{P}{O}$ > 1: Beneficial to offload $\frac{P}{O}$ <=1: Not beneficial to offload

Background

Motivation

Case Studies C

Challenges Zipper

Evaluation











More Forgiving Trade-Offs with Bus Optimizations



5

Conclusions

Motivation Case Studies

dies Challenges

More Forgiving Trade-Offs with Bus Optimizations



Challenges

Zipper

Case Studies

Motivation

Background

5

Conclusions

<u>Evaluation</u>

More Forgiving Trade-Offs with Bus Optimizations





Case Studies

Motivation

Background

Case Study #1: Sequestered Encryption Enclave + VIP-Bench

- Support RISC-like instructions
- Compute on encrypted operands
- Running privacy-focused algorithms



• Case Study #2: Posit Hardware Kernel + NAS Parallel Benchmark

<u>Challenges</u>

Zipper

• Posit is an alternative to IEEE 754 Floating Point

Case Studies

- Support arithmetic operations
- Running scientific applications



Evaluation

Conclusions

Exploitable Opportunities Exist

*Within an 8-Request Window:

- Temporal Locality:
 - Greater than 50% of input operands are from the results of the past 7 requests
- Request-level Parallelism:
 - On average, 5 requests can be executed in parallel
- Traffic Reduction:
 - Less than 22% of the accelerator results need to be sent back to the host
- Device-level Parallelism:
 - On average, greater than 100 ms between request issue and result use.

*Based on the two case studies covered in the talk

Background

Challenges



Analyzing Dependencies Between Two ISAs

• Compiler modifications not easy for regular developers

Communicating Locality and Parallelism Information

• Generic communication semantics do not capture this information

Minimal Hardware Modifications

• Intrusive ones are costly and prone to bugs and errors

Different Communication Protocols/APIs to Support

Zipper is a set of flexible and reconfigurable **software-hardware optimizations** that <u>tolerate the communication latency</u> for latency-sensitive applications.

Our FPGA-based evaluation shows Zipper provides a significant performance boost while

- Needs **NO** compiler modifications -- only C++ libraries
- Captures more than 90% of the locality and enables parallelism
- Has **low** hardware overhead and **NO** intrusive modifications
- Is **agnostic** to underlying bus APIs/semantics

Zipper is a set of flexible and reconfigurable **software-hardware optimizations** that <u>tolerate the communication latency</u> for latency-sens applications.

Our FPGA-based evaluation shows Zipper provides a significant performance boost while

- Needs NO compiler modifications -- only C++ libraries
- Captures more than 90% of the locality and enables parallelism
- Has low hardware overhead and NO intrusive modifications
- Is **agnostic** to underlying bus APIs/semantics



Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Software Runtime Library:

- Detects dependencies between accelerator requests and between the host and the accelerator request.
- Manages shared memory.
- Sends requests to the accelerator & fetches results back to the host.

Hardware Structure:

- Schedules request issuing
- Buffers recent results for locality
- Fetches input or forwards results



Challenges Zipper

Zipper Runtime Library

Three data structures:

- Overloaded data types: track results' status, location, etc.
- Shared Memory: Separate into operand partition and result partition.
- Result list: track objects that share the same results.







Operand Partition Result Partition Shared Memory

Background

Motivation Case Studies

es Challenges

Zipper

Evaluation

Example Code Snippet











Example Code Snippet

















Data BusMemory
Controller14BackgroundMotivationCase StudiesChallengesZipperEvaluationConclusions



Data BusMemory
Controller14BackgroundMotivationCase StudiesChallengesZipperEvaluationConclusions



Background



Background



Background



Conclusions







Experiment Setup

Platform Name	Intel HARP V2	
Host CPU	Intel Xeon CPUs (E5-2699v4)	
Host Frequency	2.2GHz	
FPGA Type	Arria10 GX1150	
Interconnect	Intel QuickPath Interconnect (QPI)	A Photo of Intol HAPP\/1
Bus Interface	Core Cache Interface(CCI-P)	

Background

Motivation Case Studies

Challenges

Zipper

Evaluation

Performance Improvements with Low Area Overhead (1)



Background

Motivation Case Studies

Challenges

Zipper

Performance Improvements with Low Area Overhead (2)



NAS Parallel Benchmark + Posit Hardware Kernel 8x Speedup with 4.3% Adaptive Logic Module overhead

Background

Case Studies Challenges

es Zipper

Zipper Improves Performance by Reducing Memory Traffic (1)



VIP-Bench + Sequestered Encryption Enclave

Zipper reduces 46% of bus transactions

Background

Case Studies Cha

Challenges Zipper

Zipper Improves Performance by Reducing Memory Traffic (2)



NAS Parallel Benchmark + Posit Hardware Kernel

Zipper reduces 77% of bus transactions

Background

Case Studies Cha

Challenges Zipper

Conclusions & Looking Ahead

- Communication latency is not getting any lower
- However, they can be tolerated and hidden...
- Zipper achieves, even without any drastic and intrusive changes:
 - On average, 1.5-8X speed-up with <5% area overhead.
 - No compiler changes or intrusive changes to the hardware kernel.
 - Portable to all buses, APIs, and operating systems.
- Zipper is open-sourced @ <u>https://github.com/zipper-bus-optimizations</u>

Questions?