CirFix: Automatically Repairing Defects in Hardware Design Code

Hammad Ahmad
hammada@umich.edu
University of Michigan, Ann Arbor
Ann Arbor, Michigan, USA

Yu Huang
yhy@umich.edu
University of Michigan, Ann Arbor
Ann Arbor, Michigan, USA

Westley Weimer
weimerw@umich.edu
University of Michigan, Ann Arbor
Ann Arbor, Michigan, USA

ABSTRACT
This paper presents CirFix, a framework for automatically repairing defects in hardware designs implemented in languages like Verilog. We propose a novel fault localization approach based on assignments to wires and registers, and a fitness function tailored to the hardware domain to bridge the gap between software-level automated program repair and hardware descriptions. We also present a benchmark suite of 32 defect scenarios corresponding to a variety of hardware projects. Overall, CirFix produces plausible repairs for 21/32 and correct repairs for 16/32 of the defect scenarios. This repair rate is comparable to that of successful program repair approaches for software, indicating CirFix is effective at bringing over the benefits of automated program repair to the hardware domain for the first time.

CCS CONCEPTS
• Hardware → High-level and register-transfer level synthesis; Bug fixing (hardware); • Software and its engineering → Search-based software engineering.

KEYWORDS
automated program repair, hardware designs, HDL benchmark

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

ACM Reference Format:

1 INTRODUCTION
Recent increases in the complexity of hardware designs have challenged the ability of developers to find and repair defects in circuit descriptions [68]. While significant effort has been devoted to efficiently verifying functional correctness in hardware design descriptions, relatively little work has been done in patching defects in such descriptions automatically. By and large, debugging and repairing hardware designs remains a very expensive and time-consuming task [20]. Indeed, recent functional and security vulnerabilities due to defects at the hardware design level have led to expensive consequences [8, 43, 83]. To reduce the cost and improve the maintenance of hardware designs, a solution needs to not only precisely identify sources of defects in real-world off-the-shelf hardware descriptions, but also automatically produce repairs implementing correct functionality of the circuit designs that can then be shown to developers for validation before moving on to the synthesis phase. Additionally, we desire a solution that applies directly to both the behavioral aspects (i.e., higher-level descriptions of circuit functionality) and the register-transfer level (RTL) aspects (i.e., lower-level descriptions) of circuit designs, and makes use of readily-available resources that are part of hardware design to validate proposed repairs.

Previous work has attempted to address this problem but may not satisfy all of these characteristics of a desired solution. For instance, some techniques automatically localize defects in design source code but suffer from high false positive rates [29, 65]. Other approaches for automatic error diagnosis and correction require formal specifications to conduct design verification [12], which usually do not scale to large designs. Furthermore, previous work does not operate on behavioral-level descriptions of hardware circuits [13, 49]. On the other hand, in the realm of software, significant research effort focuses on repairing bugs automatically [21, 46, 58]. Automated program repair (APR) algorithms fix defects in software by producing patches that pass all test cases while retaining required functionality. Traditional APR for software employs fault localization techniques to implicate faulty code, and such techniques are often crucial to the success of program repair.

While both software programs and hardware description languages (HDLs) share programming concepts like expressions, statements, and control structures, suggesting the possibility of repurposing software repair techniques to hardware designs, we highlight two key differences between the two domains: (1) Software programs are typically based around a serial execution model, where one line of code executes before the next. By contrast, HDL designs are inherently parallel and often include non-sequential statements, since separate portions of hardware can operate simultaneously. (2) Software programs usually use test cases to evaluate functional correctness, where individual test cases may pass or fail depending on the quality of the software. HDL designs, on the other hand, use testbenches [50], which are programs with documented and repeatable sets of stimuli, to simulate behaviors of a device under test (DUT). In both academia and industry, the majority of digital hardware design is done using such HDLs.

We present two key insights to bridge the gap between well-established software repair techniques and hardware designs. We first hypothesize that while traditional spectrum-based fault localization approaches do not apply to hardware designs that feature
a more parallel structure [26], dataflow-based fault localization (e.g., [5]) approaches work well in this domain. Second, we hypothesize that a traditional hardware testbench can be instrumented to admit observations for candidate patches that guide the search for APR.

Leveraging these insights, we present CirFix, a framework for automatically repairing defects in hardware designs implemented in languages like Verilog, one of the most popular HDLs [34]. CirFix uses genetic programming (GP), an iterative stochastic search technique, to find candidate repairs for defects in hardware designs. CirFix also makes use of readily-available artifacts in the hardware design process (e.g., testbenches, simulation environments) to diagnose and repair defects in a circuit description. We propose an approach to guide the search for a repair by instrumenting hardware testbenches to record the values of output wires at specified time intervals during a simulation of the circuit design. CirFix then performs a bit-level comparison of output wires against information for expected behavior to assess functional correctness of candidate repairs. CirFix employs a fixed point analysis of assignments made to internal registers and output wires to implicate statements and reduce the search space, enabling our approach to scale to large circuit designs in industry.

We also present a benchmark suite of 32 defect scenarios [39] based on three hardware experts — two from industry and one from academia — asked to transplant bugs they observed in real life into 11 different Verilog projects. CirFix can produce plausible repairs for 21 out of the 32 Verilog defect scenarios within reasonable resource bounds, of which 16 are deemed correct upon manual inspection. The main contributions of this paper are:

- CirFix, a hardware-design automated repair algorithm.
- A novel dataflow-based fault localization approach for HDL descriptions to implicate faulty design code.
- A novel approach to guide the search for a hardware design repair that is compatible with the testbench-based hardware testing process.
- A new benchmark suite of 32 scenarios, based on proprietary bugs but available in 11 open Verilog projects.
- A systematic evaluation of CirFix on our benchmark suite. CirFix was able to correctly repair 16 out of the 32 Verilog defects under consideration.

## 2 MOTIVATING EXAMPLE

In this section, we use an example defect from a faulty 4-bit counter with an overflow bit, implemented in Verilog, to motivate the fault localization and candidate evaluation approaches used by CirFix. The main block of the source code is shown in Figure 1a, with the corresponding testbench in Figure 1b. The circuit design uses wires enable and reset to increment (lines 35–37) and reset (lines 30–33) the counter respectively. Incrementing the counter when it has a binary value of \(4\text{b}1111\) results in the overflow bit being set to 1. When a design is realized into actual hardware, individual components run all the time. Indeed, every statement in a Verilog design not inside an explicit sequential block of code exhibits high state. For the 4-bit counter in Figure 1a, the wire clk (denoting the clock signal) is the only wire in the always block’s sensitivity list (see line 27), and lines 28–42 are executed every time that wire reaches a high state. The purpose of this work, there are two key hardware design concepts that we highlight for a general audience: circuit synchronization and parallelism.

**Circuit synchronization.** The main block of the circuit design code shows an always block (line 27, Figure 1a) that executes repeatedly until the simulation stops. The execution of such blocks can only be triggered by changes to wires in the sensitivity list that follows the always keyword. Nearly every digital circuit design includes a clock signal (line 50, Figure 1b) that oscillates between a high and a low state (denoted by events posedge and negedge respectively); circuits rely on clock signals to know when and/or how to execute their programmed actions. A clock cycle is the period of time it takes for the clock signal to oscillate from high to low and back to a high state. For the 4-bit counter in Figure 1a, the wire clk (denoting the clock signal) is the only wire in the always block’s sensitivity list (see line 27), and lines 28–42 are executed every time that wire reaches a high state.

**Parallelism.** A key property of HDL designs not immediately apparent in Figure 1 is that parts of the design code typically execute in parallel. When a design is realized into actual hardware, individual components run all the time. Indeed, every statement in a Verilog design not inside an explicit sequential block of code exhibits concurrency. For instance, for the 4-bit counter in Figure 1a, an implementation managing the overflow bit correctly would include two assignments to counter_out and overflow_out (on lines 31
and 32 respectively) that happen at the same time when reset is true.

To automatically repair the design code in Figure 1a, CirFix needs to first answer, for the original design and each candidate repair: what part of the circuit, if any, is behaving incorrectly? Unfortunately, standard spectrum-based fault localization tools commonly used by APR for software do not work for HDL designs that exhibit parallelism. To overcome this challenge, we propose a novel fault localization approach based on assignments to wires and registers. We first instrument the existing testbench to record output values at given time intervals. This instrumented testbench, when used to simulate the design, reports the output values from the circuit, which can be compared against expected output. Any mismatch between expected and actual output serves as the starting point for our fault localization. For the 4-bit counter in Figure 1, the testbench waits for 10 units of time before sending the reset signal (line 65, Figure 1b – cf. stimuli for unit tests in software). The procedural block within the testbench that was waiting on the reset signal (line 55, Figure 1b) then sets reset to true upon the next falling edge of the clock signal. This causes any subsequent executions of the corresponding if-statement that resets the wires (line 30, Figure 1a) to evaluate the true branch, following which the counter is reset. A correct design should also reset the overflow bit: at this point, the expected output for the circuit requires overflow_out to be 0, while the actual value recorded by our instrumented testbench is x (the Verilog representation an uninitialized or unknown logic value). This causes overflow_out to be implicated for fault localization, and CirFix focuses repair efforts on assignments to this wire and parts of design code that such assignments transitively depend on (e.g., the conditional in line 39, Figure 1a).

For every candidate repair produced, CirFix needs to also answer: how good (i.e., fit) is the proposed repair at fixing the defect? Unfortunately, evaluation approaches for candidate repairs from software cannot be applied to HDL descriptions that typically use testbenches (see Figure 1b). We address this using a novel fitness evaluation approach. Our instrumented testbench records the values of output wires and registers at every rising edge of the clock during an otherwise standard hardware simulation. For developer-specified time intervals from the design simulation (a clock cycle by default), our fitness function compares each output bit against the expected output: for every bit match, we add to the fitness sum; for every bit mismatch, we subtract from the sum. This fitness sum is then normalized. For the 4-bit counter shown in Figure 1, the testbench simulates the design code for 26 clock cycles, out of which the first 20 produce an output of x (i.e., uninitialized) for overflow_out on the original design. This causes an output mismatch for overflow_out for 17 clock cycles, resulting in a fitness score of 0.58 (see Section 3.2 for CirFix fitness calculations). A repair managing overflow_out correctly would match expected behavior, resulting in a fitness of 1.0.

This faulty circuit code was obtained by having a hardware expert from industry adversarially transplant defects from their experience into open circuit descriptions (see Section 4). We use this example to motivate and demonstrate the basic design ideas behind CirFix, an approach that scales well to larger circuit designs, as we will demonstrate.

### Algorithm 1 The high-level CirFix pseudocode.

**Input:** Circuit design to be repaired, C.
**Input:** Instrumented testbench for circuit, TB.
**Input:** Expected output for circuit behavior, O.
**Input:** Fitness function, f.
**Input:** Parameters, popnSize, maxGens, rtThreshold, mutThreshold.
**Output:** Repaired circuit description.

1. \( \text{popn} \leftarrow \text{seed\_popn}(C, \text{popnSize}) \)
2. \( \text{repeat} \)
3. \( \text{childPopn} \leftarrow \emptyset \)
4. \( \text{while} [\text{childPopn}] \leq \text{popnSize} \) and \( \forall \text{candidate} \in \text{childPopn}. \ f(\text{candidate}, TB, O) < 1.0 \) \( \text{do} \)
5. \( \text{parent} \leftarrow \text{tournament\_selection}(\text{popn}, f) \)
6. \( \text{fl\_set} \leftarrow \text{fault\_loc}(\text{parent}) \)
7. \( \text{if} \) probability() \( \leq \text{rtThreshold} \) \( \text{then} \) \( \Rightarrow \) Repair templates
8. \( \text{child} \leftarrow \text{apply\_fix\_pattern}(\text{parent}, \text{fl\_set}) \)
9. \( \text{childPopn} \leftarrow \text{childPopn} \cup \{\text{child}\} \)
10. \( \text{else} \) \( \Rightarrow \) Repair operators
11. \( \text{if} \) probability() \( \leq \text{mutThreshold} \) \( \text{then} \)
12. \( \text{child} \leftarrow \text{mutate}(\text{parent}, \text{fl\_set}) \)
13. \( \text{childPopn} \leftarrow \text{childPopn} \cup \{\text{child}\} \)
14. \( \text{else} \)
15. \( \text{parent2} \leftarrow \text{tournament\_selection}(\text{popn}, f) \)
16. \( \{\text{child1, child2}\} \leftarrow \text{crossover}(\text{parent}, \text{parent2}) \)
17. \( \text{childPopn} \leftarrow \text{childPopn} \cup \{\text{child1, child2}\} \)
18. \( \text{until} \) resources exhausted or \( \exists \text{candidate} \in \text{childPopn}. \ f(\text{candidate}, TB, O) = 1.0 \)
19. \( \text{return} \) minimize(\( \text{candidate}, TB, O \))

### 3 TECHNICAL APPROACH

In this section, we present CirFix, an automated repair algorithm for defects in hardware design code. Our prototype implementation of CirFix operates on hardware descriptions written in Verilog. The pseudocode for the main CirFix loop is shown in Algorithm 1.

CirFix applies our two-pronged HDL-specific approach to implicate faulty design code and assess the correctness of circuit descriptions to produce repairs that can then be shown to human developers for review. Our fault localization approach simulates a faulty circuit and assigns blame to incorrect wire and register outputs (line 6 in Algorithm 1; see Section 3.1). Note that while traditional software-based APR techniques typically compute fault localization once at the start of the search for repairs, we choose to repeatedly re-localize to support multiple dependent edits made to the source code. Our fitness function, tailored to the hardware domain, assigns scores to each candidate patch to guide the search for repairs (lines 4 and 18 in Algorithm 1; see Section 3.2).

At a high level, CirFix uses genetic programming (GP) [36], an iterative stochastic search technique, to synthesize candidate repairs to faulty HDL programs. The framework takes as input the source code implementing a faulty circuit design, an instrumented testbench used to simulate the circuit for testing and verification purposes, the expected circuit behavior, and the input parameters. The algorithm starts with the original source code and maintains a

\(^{1}\text{Note that CirFix does not require perfect information for expected behavior for every timestep: the developer can choose to only provide information at certain time}\)
Algorithm 2 High-level algorithm for fault localization for HDL
based on a fixed point analysis of assignments.

**Input:** Faulty circuit design code AST, \( \text{ast} \).
**Input:** Simulation output, \( S : \text{Time} \rightarrow \text{Var} \rightarrow \{0, 1, x, z\} \).
**Input:** Expected output, \( O : \text{Time} \rightarrow \text{Var} \rightarrow \{0, 1, x, z\} \).
**Output:** Fault localization set, \( FL \).

1. \( FL, \text{mismatch} \leftarrow 0, \emptyset \)
2. \( \text{mismatch}' \leftarrow \text{get_output}_\text{mismatch}(O, S) \) \hspace{1em} \( \triangleright \) Section 3.2
3. \( \textbf{while \ mismatch} \neq \text{mismatch}' \) \hspace{1em} \( \triangleright \) Fixed point calculation
4. \( \text{mismatch} \leftarrow \text{mismatch} \cup \text{mismatch}' \)
5. \( \textbf{for \ node \ in \ ast} \)
6. \( \quad \textbf{if \ implicated}(\text{node}, \text{mismatch}) \) then
7. \( \quad \quad \text{FL} \leftarrow \text{FL} \cup \{\text{node.id}\} \)
8. \( \quad \textbf{for \ each \ child \ of \ node} \)
9. \( \quad \quad \text{FL} \leftarrow \text{FL} \cup \{\text{child.id}\} \)
10. \( \quad \textbf{if \ type}(\text{child}) = \text{Identifier} \) and \( \text{child.name} \notin \text{mismatch} \)
11. \( \quad \quad \text{mismatch}' \leftarrow \text{mismatch}' \cup \{\text{child.name}\} \)
12. \( \text{return} \text{FL} \)

population of program variants, each stored as a repair patch [2]
describing a sequence of abstract syntax tree (AST) edits parameter-
ized by unique node numbers. Each program variant is obtained by
applying a repair operator (lines 12 and 16 in Algorithm 1; see Sec-
tion 3.4) or a repair template (line 8 in Algorithm 1; see Section 3.3)
to a parent selected for reproduction. Candidate variants are se-
lected for reproduction based on their fitness scores assigned by
the CirFix fitness function (line 5 in Algorithm 1; see Section 3.5).
Our fix localization identifies code to be inserted or replaced as
part of mutation operations (see Section 3.6). The algorithm loops
for several generations, each maintaining a population of program
variants, until a plausible repair is found that produces output (as
observed by the instrumented testbench) matching the expected cir-
cuit output, or allowed resources are exhausted (i.e., the algorithm
reaches a timeout or a certain number of generations). For the final
post processing step, CirFix minimizes [87] a candidate repair to
remove extraneous operations not needed to obtain correct circuit
output (line 19 in Algorithm 1; see Section 3.7). Candidate repairs
are not deployed directly but are instead shown to human develop-
ers (e.g., during the pair process between an RTL design engineer
and a verification engineer [10]) for validation before the design is
ultimately synthesized, reducing maintenance costs [48, 84].

3.1 Fault Localization

Fault localization is critical to the success and efficiency of APR [40].
Traditional APR for software often relies on spectrum-based fault
localization [31] to narrow down defects to certain parts of a faulty
program by sampling the program counter. Such fault localization
approaches do not extend naturally to the parallel structure of
hardware descriptions [26].

To overcome this challenge, we propose a novel dataflow-based
fault localization approach to implicate faulty code in HDL descrip-
tions. Previous work analyzing defects in large hardware projects
reports that most defects in Verilog descriptions correspond to
assignment statements and if-statements [75]. We present an algo-

**Algorithm 2**: High-level algorithm for fault localization for HDL based on a fixed point analysis of assignments.

**Input**: Faulty circuit design code AST, `ast`.
**Input**: Simulation output, `S : Time -> Var -> {0, 1, x, z}`.
**Input**: Expected output, `O : Time -> Var -> {0, 1, x, z}`.
**Output**: Fault localization set, `FL`.

1. `FL, mismatch <- 0, {}`
2. `mismatch' <- get_output_mismatch(O, S)` \(\triangleright\) Section 3.2
3. **while** `mismatch != mismatch'` **do** \(\triangleright\) Fixed point calculation
4. `mismatch <- mismatch \cup mismatch'`
5. **for** `node in ast` do
6. \(\quad\) **if** implicated(`node, mismatch`) **then**
7. \(\quad\quad\) `FL <- FL \cup {node.id}`
8. \(\quad\) **for each child of node** do
9. \(\quad\quad\) `FL <- FL \cup {child.id}`
10. \(\quad\) **if** type(`child`) = `Identifier` and `child.name` \(\notin\) `mismatch`
11. \(\quad\quad\) `mismatch' <- `mismatch' \cup {child.name}`
12. **return** `FL`

traditional spectrum-based fault localization approaches for software
return a ranked list of implicated statements [1, 30, 60]. Our approach
returns a uniformly-ranked set: due to the parallel structure of
HDL designs, a set of implicated assignments that are equally
likely to contribute to the design defect suffices.

Algorithm 2 outlines the high-level pseudocode for our fault
localization approach. The algorithm takes as input the AST of the
faulty circuit design, the output from design simulation, and the
expected circuit behavior (see Section 3.2 for the structure of the
simulated and expected outputs). It then compares the simulation
output against the expected behavior to produce a set of identifier
names (i.e., variable names) for output wires and registers with
mismatched values. Using this mismatch set as a starting point,
for every node in the AST, the algorithm checks if the node is
implicated by output mismatch. Implication for a node in the AST
occurs when

- (Impl-Data): either the node corresponds to an assignment
  statement and the left child of the node corresponds to an
  identifier in the mismatch set (cf. data dependency analysis),
- (Impl-Ctrl): or the node corresponds to a conditional state-
  ment and an identifier in the conditional statement belongs
  to the mismatch set (cf. control dependency analysis).

Any implicated node and all of the node’s children are added to
the fault localization set. Additionally, if any child of an implica-
ted node is itself an identifier not part of the mismatch set, the
name of the identifier is added to the mismatch set (Add-Child).
For example, for the 4-bit counter introduced in Section 2, recall
that the overflow_out wire had incorrect output from the circuit
simulation. This causes the wire to be added to the mismatch set.
The CirFix fault localization implicates the only assignment to
overflow_out (line 40, Figure 1a) by rule (Impl-Data) in the first
iteration of the algorithm. Indeed, the entire if-statement wrapping
this assignment (line 39, Figure 1a) gets implicated by (Impl-Ctrl),
which brings in the new identifier counter_out to the mismatch
set by (Add-Child). The process is repeated until there are no new
identifiers added to the mismatch set, following which the fault
localization set is output.

This novel approach to fault localization for hardware is a good
fit for automatically repairing HDL designs: it returns a precise
set of implicated AST nodes in a faulty circuit design, is context-
sensitive and therefore inexpensive to compute, and applies di-
rectly to node types associated with ASTs for languages like Verilog.

3.2 Fitness Evaluation

The fitness function evaluates the acceptability of a program variant
by assigning a value ranging continuously between 0 and 1 to the
variant, with 1 indicating a plausible [64] (i.e., testbench-adequate)
repair ready to be shown to human developers. Fitness provides a
termination criterion for CirFix and guides the search for a repair.
As mentioned in Section 1, traditional APR for software uses test-case
For an indicative wires to the module being instantiated (cf. unit tests in software wires during simulation and assess correctness based on the final vals. This instrumentation is easily automatable: every hardware a faulty HDL description, we instrument the testbench to record example juxtaposing a simulation result with expected behavior). clock cycle \( c \) bits of the circuit. We compare the expected value for wire \( c \) corresponds to unknown logic value and high impedance repectives. Some off-the-shelf hardware testbenches, especially those for large projects, may not even report the exact incorrect value, reporting instead merely the presence or absence of an error during simulation. We want our fitness function to assess a candidate repair based on intermediary as well as final output values, and assign fitness values to the repair based on its overall closeness input and output wires, and a static analysis of the instantiation instantiating the object being tested); each module in turn specifies testbench must instantiate a device-under-test (DUT) and connect of the DUT can provide the information needed to instrument a repair based on intermediary as well as final output values, and assign fitness values to the repair based on its overall closeness of the correct circuit design \[ 3.3 \text{ Repair Templates} \]

A repair template for a defect in code is defined as a pre-identified pattern that can be applied to some aspect of the code to fix the defect. The idea of using templates for APR is well-studied for software \[35, 44, 45\]. We apply repair templates to aid CirFix in its search for repairs. We propose nine repair templates corresponding to four defect categories for HDL designs. Of the four defect categories we consider, three are suggested in previous work by Sudakrishnan et al. [75] that analyzes the bug fix history of four hardware projects written in Verilog and presents several commonly-occurring fixes for HDL descriptions; we propose the remaining defect category based on our experience with defects in hardware designs.

The repair templates in CirFix are presented in Table 1. Incorrect conditionals, sensitivity lists, and assignments correspond to the three most commonly occurring defects in the four hardware projects analyzed in previous work [75, Tab. 2]. Note that our repair templates focus on correct behavior from circuit designs during simulation (cf. rules targeting synthesizability [76]). For an incorrect conditional for a program branch (e.g., the condition for a while-loop or an if-statement), our repair templates can negate the conditional. For an incorrect sensitivity list, recall that in HDL descriptions, a developer can specify blocks of code to execute indefinitely often (e.g., line 27, Figure 1a); the execution of such blocks can only be triggered by events described in the block’s sensitivity list. Our repair templates for this defect category can modify a block’s sensitivity list to change when the block is executed. HDL designs also allow the use of blocking and non-blocking statements for

<table>
<thead>
<tr>
<th>Simulation Result</th>
<th>Expected Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>time, x, overflow_out</td>
<td>time, x, overflow_out</td>
</tr>
<tr>
<td>25, x</td>
<td>25, x</td>
</tr>
<tr>
<td>35, x</td>
<td>35, x</td>
</tr>
<tr>
<td>45, x</td>
<td>45, x</td>
</tr>
<tr>
<td>165, x</td>
<td>165, x</td>
</tr>
<tr>
<td>175, x</td>
<td>175, x</td>
</tr>
<tr>
<td>185, x</td>
<td>185, x</td>
</tr>
<tr>
<td>205, 1</td>
<td>205, 1</td>
</tr>
</tbody>
</table>

Figure 2: A comparison between the simulation result and the expected behavior information for the faulty 4-bit counter in the motivating example. Wires with the correct output are omitted for space reasons. Note the output mismatch for the overflow_out wire for timestamps 35 through 195.

If the bits match, we add to the fitness sum of the circuit; if the bits differ, we subtract from the fitness. An additional penalty weight \( \varphi \) is assigned to bits with values of \( x \) (uninitialized) or \( z \) (high impedance).

The fitness sum, \( \sum(S, O) \), and total possible fitness, \( \text{total}(S, O) \), are defined as follows, where \( _{i} \) represents a bit value of 0 or 1:

\[
\sum(S, O) = \sum_{i=0}^{n} \sum_{k=0}^{n} \begin{cases} 1 & \text{(} S_{i,k}, O_{i,k} \text{) } \in \{ (0,0), (1,1) \} \\ -1 & \text{(} S_{i,k}, O_{i,k} \text{) } \in \{ (1,0), (0,1) \} \\ -\varphi & \text{(} S_{i,k}, O_{i,k} \text{) } \in \{ (0,x), (x,z), (z,x), (z,z) \} \end{cases}
\]

\[
\text{total}(S, O) = \sum_{i=0}^{n} \sum_{k=0}^{n} \begin{cases} 1 & \text{(} S_{i,k}, O_{i,k} \text{) } \in \{ (0,0), (1,1), (1,0), (0,1) \} \\ \varphi & \text{(} S_{i,k}, O_{i,k} \text{) } \in \{ (0,x), (x,0), (0,0), (x,z), (z,x), (z,z) \} \end{cases}
\]

For the example shown in Figure 2, the mismatch \( x = S_{35,0} \neq O_{35,0} = 0 \) subtracts \( \varphi \) from the fitness sum, whereas the match \( S_{205,0} = 1 = O_{205,0} \) adds 1 to the fitness sum, with \( \varphi = \text{overflow_out} \).

The normalized fitness of the circuit is then defined as:

\[
\text{fitness}(S, O) = \frac{\sum(S, O) - \text{sum}(S, O) - \varphi}{\text{total}(S, O) - \text{sum}(S, O) - \varphi} < 0
\]

This novel approach to calculating normalized fitness is effective at capturing whether or not a candidate design is close to the correct implementation of the circuit, and at guiding the search for a repair.
### Table 1: Repair templates in CirFix

<table>
<thead>
<tr>
<th>Defect Category</th>
<th>Pattern Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conditionals</td>
<td>Negate the conditional of a code block (e.g., if-statement, while-loop)</td>
</tr>
<tr>
<td>Sensitivity Lists</td>
<td>Trigger an always block on a signal’s falling edge</td>
</tr>
<tr>
<td>Assignments</td>
<td>Change a blocking assignment to non-blocking</td>
</tr>
<tr>
<td>Numeric</td>
<td>Increment the value of an identifier by 1</td>
</tr>
<tr>
<td></td>
<td>Decrement the value of an identifier by 1</td>
</tr>
</tbody>
</table>

assignments. A *blocking* assignment statement (written \(=\)) must be executed before any subsequent sequential statements. By contrast, a *non-blocking* assignment (written \(<=\)) allows assignments to be made without delaying the procedural flow of a block. Our repair templates for incorrect assignments can change assignments from blocking to non-blocking, and vice versa. Finally, for numeric errors, our repair templates can increment or decrement the values of declared identifiers.

### 3.4 Repair Operators

CirFix uses two standard repair operators from well-known software repair approaches [39, 47, 63], mutation and crossover, to search the nearby space of circuit designs to produce a repair and to avoid local optima during the process. The input parameter \(mutThreshold\) (line 11, Algorithm 1) tunes the relative application of mutation and crossover.

As in common software APR approaches (e.g., [39, Sec. III-F]), the mutation operator itself can be characterized into three sub-types: *replace*, *insert*, and *delete*. The mutate function of the CirFix framework generates a random probability value and employs the user-provided replace, insert, and delete thresholds to choose a mutation sub-type. The replace operator picks a random node from the fault localization space and replaces the node with another randomly chosen node from the corresponding fix localization (see Section 3.6) space. The insert operator picks a random node from the fix localization space and inserts it after another randomly picked node within a code block. The delete operator picks a random node from the fault localization and replaces it with an empty node – this operation is equivalent to deleting certain statements from the program variant under consideration.

CirFix uses the standard single-point crossover [62], which starts by picking a crossover point for each of the two parents. Edit operations to the right of that point are swapped between the two parents. This results in two children program variants, each carrying some information from both parents. The crossover operator plays a key role in avoiding local optima when searching for high-fitness patches.

### 3.5 Selection

Automated program repair techniques based on GP use *selection* to choose parent variants from a population based on fitness. *Tournament selection* [56], a selection approach that selects a random pool of \(t\) program variants in a population and selects the fittest member of this pool as the parent, has been used widely for software-based APR [39, 42, 63, 81]. CirFix uses tournament selection to select a parent variant to transfer genetic information to the next generation as a child variant. The top \(e\%\) fittest program variants from the previous generation are automatically chosen to be included in the next generation in a process known as *elitism* [19, 82].

### 3.6 Fix Localization

Given that fault localization has identified faulty design code to be changed, our *fix localization* provides some guidelines on how to perform the changes. While early works on APR for software chose a node at random for insertion and replacement operations [85], such approaches caused a substantial fraction of mutants to not compile [86]. We use fix localization to restrict the scope of the insert and replace operators to reduce the number of syntactically invalid mutants.

For the insert operator, we propose to only use statements types (e.g., conditional statements, assignments, etc. – see Annex A.6.4 in the IEEE Standard for Verilog [27] for the full BNF definition of statement types) as the sources for insertion code. We further allow such statements to be inserted only into initial or always blocks, since such statements inserted elsewhere violate the syntax of Verilog [27, Annex A.6.2]. For the replace operator, we design CirFix such that an item in a Verilog module [27, Annex A.1.4] can be replaced either by another item of the same type, or by an item sharing the immediate parent type (as specified in the formal syntax definition of Verilog [27, Annex A]).

We observe that our fix localization approach reduces the average number of mutants producing compilation errors in our prototype from 35% to 10%. This reduction is comparable to that of fix localization techniques in software (e.g., [39]).

### 3.7 Repair Minimization

During the search for a repair, CirFix might produce edits to the code that do not contribute to the repair (e.g., repeated assignment statements within an always block). Such edits do not increase the fitness of the candidate repair, but they could introduce inefficiencies in the final circuit design or affect the design’s readability [66].

CirFix removes such extraneous edits in a postprocessing *minimization* step by finding a subset of the edits in a repair patch from which no further elements can be dropped without causing a reduction in the fitness of the patch. As in APR for software (e.g., [39]), we use the delta debugging algorithm [87] to efficiently (i.e., in polynomial time) compute this *one-minimal* subset of the repair patch. The minimized set of repairs is then converted back into HDL code implementing the hardware design correctly.

### 4 EXPERIMENTAL SETUP

This section describes the experimental setup for our evaluation of CirFix, including the construction of our new benchmark suite and our choice of experimental parameters.
Table 2: Benchmark hardware projects in our experiments. Project and testbench sizes are measured by source lines of code as reported by the Unix wc command.

<table>
<thead>
<tr>
<th>Project</th>
<th>Description</th>
<th>Project LOC</th>
<th>Testbench LOC</th>
</tr>
</thead>
<tbody>
<tr>
<td>decoder_3_to_8</td>
<td>3-to-8 decoder</td>
<td>25</td>
<td>56</td>
</tr>
<tr>
<td>counter</td>
<td>4-bit counter with overflow</td>
<td>56</td>
<td>135</td>
</tr>
<tr>
<td>flip_flop</td>
<td>7-flip flop</td>
<td>16</td>
<td>39</td>
</tr>
<tr>
<td>fsm_full</td>
<td>Finite state machine</td>
<td>115</td>
<td>66</td>
</tr>
<tr>
<td>lsbit_reg</td>
<td>8-bit left shift register</td>
<td>30</td>
<td>44</td>
</tr>
<tr>
<td>max_4_1</td>
<td>4-to-1 multiplexer</td>
<td>39</td>
<td>51</td>
</tr>
<tr>
<td>tac</td>
<td>Two-wire, bidirectional serial bus for data exchange between devices</td>
<td>2018</td>
<td>482</td>
</tr>
<tr>
<td>sha3</td>
<td>Cryptographic hash function</td>
<td>499</td>
<td>824</td>
</tr>
<tr>
<td>tate_pairing</td>
<td>Core for the Tate bilinear pairing algorithm for elliptic curves</td>
<td>2206</td>
<td>983</td>
</tr>
<tr>
<td>reed_solomon_decoder</td>
<td>Core for Reed-Solomon error correction</td>
<td>4366</td>
<td>148</td>
</tr>
<tr>
<td>sdram_controller</td>
<td>Synchronous DRAM memory controller</td>
<td>420</td>
<td>95</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>9770</td>
<td>2923</td>
</tr>
</tbody>
</table>

For our prototype implementation of CirFix, we use the open-source PyVerilog toolkit [79] (version 1.2.1, modified to support numbering for each node type) to parse a Verilog description of a circuit and produce an AST representing the circuit design code. We use Synopsys VCS [78], the primary hardware verification tool used by a majority of the world’s top-twenty semiconductor companies [77], to simulate the code using a manually instrumented testbench to assess functional correctness of the circuit design. Our prototype for CirFix is implemented using Python 3.6.8 and is made publicly available on GitHub (https://github.com/hammad-a/verilog_repair).

4.1 Benchmark Suite for Hardware Defects

For our evaluation of CirFix, we desire a benchmark suite consisting of faulty hardware designs that are indicative of defects in industry, comprise a wide range in terms of project size, and correspond to a variety of components found in real-world designs. To the best of our knowledge, there are no publicly available benchmarks that satisfy our requirements. Additionally, there is limited open source community support for industrial hardware designs, since such designs are often considered Intellectual Property (IP) of the stakeholder companies. As such, we propose to adapt the defect-seeding approach common in software [17, 61, 69] and present a benchmark suite of defects scenarios [39, 40] — each consisting of a circuit design, an instrumented testbench for the design, information for correct circuit behavior, and an expert-transplanted defect from real-life experience — to be used for the evaluation of automated repair techniques for hardware.

4.1.1 Selecting Hardware Projects. Every defect scenario includes a base circuit design and a testbench, as introduced in Section 2 (Figure 1). We required circuit designs with an available testbench and that admit simulation using the Synopsys VCS tool without any changes to the design code. This is a common requirement comparable to the benchmarks suites for APR in software [39, Sec. IV-A] [33, Sec. 3.1]. The hardware projects for our benchmark suite are presented in Table 2. For each hardware project, we need an instrumented testbench to record output values for our fitness function. While the instrumentation process is automatible (see Section 3.2), we manually instrument the testbenches for our prototype. Each testbench instrumentation required under 10 lines of Verilog code, took at most 5 minutes of developer time, and did not require any circuit-specific knowledge besides the information already available in the testbench (i.e., identifier names of output wires and registers, and the clock cycle duration).

We choose six projects from undergraduate VLSI courses to be indicative of repairing a small component in hardware design. We augment this by choosing the remaining five projects from OpenCores (a popular website for open-source HDL designs) and GitHub collectively to be indicative of repairing the entirety of a large circuit design. Unlike some previous works that only use toy benchmarks for evaluation (e.g., [12, 74]), our benchmarks include a range of project sizes (in terms of source lines of code), and all projects — including those from courses taught at the undergraduate level — correspond to components found in real-world hardware designs. To satisfy our variety requirement, we include a project from each of the key cores listed on the OpenCores website for OpenCores certified projects (i.e., arithmetic, communication, crypto, error correction, and memory).

4.1.2 Obtaining Information for Correct Circuit Behavior. CirFix requires information about expected behavior for a circuit design to assign fitness values to candidate repairs. In APR for software, guidelines for correct behavior often take the form of passing and failing test cases [46]. More generally, however, such information can be induced from a previous version of the design known to be functional [4, 18, 22, 51, 53, 71] or a combination of data mining and static analyses of the design [15, 23, 25, 72], or manually provided by the human developer [3, 11, 24, 28].

This so-called "oracle problem" [9] remains a challenging issue in general for hardware testing and automated repair: implicit, high-level test oracles (e.g., "the program does not divide by zero") used by APR tools for software do not typically carry over to hardware. Given that circuit designs exhibit parallelism and require synchronization against a clock signal [70], how a circuit design reaches a certain output is often equally important as the actual final output produced. As such, any hardware test oracles need detailed information about the intermediate values from design simulation, and it does not suffice to only use the output values from the simulation as correctness information for an approach like CirFix.

For our benchmark suite, we follow an established approach in APR for software [21, 41] and employ a previously-functioning version of the circuit design to record the expected behavior information for circuits in our benchmark suite. We acknowledge that such a previously-functioning version might not always be available, or the circuit specification may have changed. In that case, a developer can use a partially correct or most up-to-date version of the circuit as a starting point, and manually annotate the missing or incorrect bits based on knowledge of the circuit design. This process is analogous to test suite evolution in software [6]. Ultimately, however, if manual developer effort and previous designs are both unavailable, CirFix cannot be applied to repair defects in a circuit.
While we recognize that the process of manually annotating the correctness information may take longer than manually fixing a single defect, this information is a one-time cost as long as the high-level circuit specification (i.e., I/O wires and registers, expected behavior) does not change. Given the number of bugs that may arise during the development and maintenance of a circuit design, we believe that it would still be more cost effective to invest developer effort in the correctness information, which can then be used by CirFix during inexpensive machine idle time (see discussion in Section 5.1).

4.1.3 Transplanting Hardware Defects. Since actual industrial defects are not made publicly available, we propose an approach based on defect transplantation by experts. Previous works have used either randomly-seeded or self-seeded defects for evaluation, potentially admitting bias (e.g., [13]). To combat this, we recruited three hardware experts — two of whom work in industry and one who works in academia, with 19 years of experience with hardware design collectively — to transplant (proprietary or non-public) defects from their real-world experience into otherwise-correct open source implementations of the hardware projects in our benchmark suite. We desire defects in our benchmark suite corresponding to a variety of complexities, both in terms of finding and fixing the defect. As such, we define two defect categories for this process:

- **Category 1**: A Category 1 (i.e., "easy") defect denotes mistakes pertaining to simpler, higher-level aspects of circuit design.
- **Category 2**: A Category 2 (i.e., "hard") defect denotes more intricate errors that usually require more effort to diagnose, understand, and/or fix.

To get the benefits of real-world defects in our benchmark suite, we instructed our recruited experts to transplant and categorize real defects they have previously encountered to the open-source circuits in our benchmark. We also asked our experts for "... variety in how the defects appear and would be fixed, as long as that variety aligns with how often [they] observe these bugs or mistakes in real life." We further required that any transplanted defects should compile successfully and change the externally visible behavior of the circuit with respect to the instrumented testbench, and correspond to approximately the same level of complexity as that of real-world defects.

Table 3 lists the transplanted defects from our experts that met these criteria. In total, our experimental setup includes 32 different defect scenarios spanning across 11 hardware projects, with 19 Category 1 (i.e., "easy") and 13 Category 2 (i.e., "hard") defects. This benchmark suite is 1.5–10X as large as benchmark suites used in the hardware diagnosis literature [12, 13, 29, 65, 74, 75].

<table>
<thead>
<tr>
<th>Project</th>
<th>Defect Description</th>
<th>Cat</th>
<th>Repair Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>decoder_3_to_8</td>
<td>Two separate numeric errors</td>
<td>1</td>
<td>√ 13984.3</td>
</tr>
<tr>
<td>counter</td>
<td>Incorrect sensitivity list</td>
<td>1</td>
<td>√ 19.9</td>
</tr>
<tr>
<td></td>
<td>Incorrect assignment</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect sensitivity list</td>
<td>1</td>
<td>√ 3232.9</td>
</tr>
<tr>
<td>flip_flop</td>
<td>Incorrect conditional branches of if-statement swapped</td>
<td>1</td>
<td>√ 7.8</td>
</tr>
<tr>
<td></td>
<td>Incorrect sensitivity list</td>
<td>1</td>
<td>√ 923.5</td>
</tr>
<tr>
<td>fsm_full</td>
<td>Incorrect case statement</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrectly blocking assignments</td>
<td>1</td>
<td>4282.2</td>
</tr>
<tr>
<td></td>
<td>Assignment to next state and default in case statement omitted</td>
<td>2</td>
<td>1536.4</td>
</tr>
<tr>
<td></td>
<td>Assignment to next state omitted, incorrect sensitivity list</td>
<td>2</td>
<td>√ 37.0</td>
</tr>
<tr>
<td>lsd</td>
<td>Incorrect sensitivity list</td>
<td>2</td>
<td>√ 183</td>
</tr>
<tr>
<td></td>
<td>Incorrect address assignment</td>
<td>2</td>
<td>57.9</td>
</tr>
<tr>
<td></td>
<td>No command acknowledgement</td>
<td>2</td>
<td>1560.5</td>
</tr>
<tr>
<td>msha3</td>
<td>Off-by-one error in loop</td>
<td>1</td>
<td>√ 50.4</td>
</tr>
<tr>
<td></td>
<td>Incorrect bitwise negation</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect assignment to wires</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Skipped buffer overflow check</td>
<td>2</td>
<td>√ 50.0</td>
</tr>
<tr>
<td>state_pairing</td>
<td>Incorrect logic for bitshifting</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect operator for bitshifting</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect instantiation of modules</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>reed_scholom_decoder</td>
<td>Insufficient register size for decimal values</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect sensitivity list for reset</td>
<td>2</td>
<td>√ 28547.8</td>
</tr>
<tr>
<td>adam_controller</td>
<td>Numeric error in definitions</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect case statement</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Incorrect assignments to registers due to synchronous reset</td>
<td>2</td>
<td>√ 16607.6</td>
</tr>
</tbody>
</table>

Table 3: Repair results for CirFix. "Cat" indicates the category for the defect, "Repair Time" shows the time for repair (in seconds), and a missing time for repair indicates no repair was found in 5 independent trials. CirFix produced plausible repairs to 21 of the 32 defect scenarios in our benchmark suite, of which 16 were correct upon manual inspection (denoted with √).

4.2 Experimental Parameters

We refer to each execution of CirFix as a trial. Each trial is initialized with a distinct random seed for reproducibility of our results, and conducted on a quad-core 3.4GHz machine with hyper-threading and 16GB of memory. We ran 5 independent CirFix trials for each defect scenario, stopping when an acceptable repair was found. Each individual trial was terminated after 8 generations of evolution or 12 hours of wall-clock time (whichever came first).

For the GP parameters, we use population size popSize = 5000, repair template threshold rtThreshold = 0.2, mutThreshold = 0.7. In line with established practices from APR for software [39, 42, 63], we use deletion, insertion, and replacement thresholds of 0.3, 0.3, and 0.4 respectively. For parent selection, we use a tournament size t = 5 to increase the selection pressure on candidate variants [57]. For elitism, we propagate the top e = 5% candidates in each generation to the next generation without any modifications.

For fitness evaluations, we use φ = 2 as additional weight assigned to bits with values of x or z. This makes incorrect comparisons between ill-defined wires twice as detrimental to the fitness score of a candidate repair as binary bit mismatches. We found that a weight φ = 1 did not penalize such incorrect comparisons enough (resulting in longer times to find a repair), while φ = 3 caused too significant a drop in fitness for candidate variants (negatively impacting the exploration of the search space for a repair).

While we leave a comprehensive study of CirFix’s parameter sensitivity as future work, we evaluated other values suggested by literature (e.g., smaller population sizes [41, 85]), and found no significant differences in CirFix’s performance.
5 EXPERIMENTAL RESULTS

In this section, we present an empirical evaluation CirFix on our benchmark suite of hardware defect scenarios. We address the following research questions:

RQ1. What fraction of defect scenarios can CirFix repair?
RQ2. Does CirFix perform better at repairing Category 1 hardware defects compared to Category 2 defects?
RQ3. How effective is the CirFix fitness function at guiding the search for a repair to a circuit description?
RQ4. How sensitive is CirFix to the quality of the information for expected behavior?

5.1 RQ1. Repair Rate and Quality for CirFix

Repair Rate. Table 3 presents the repair results for each defect scenario. CirFix produced plausible (i.e., testbench-adequate) repairs for 21 of the 32 (65.6%) defects. Of the 11 defects that were not repaired, 4 exhausted resource limits while 7 required edits not supported by CirFix operators and repair templates. While a direct comparison between CirFix and APR for software is not possible, we observe that the repair rate of CirFix comparable to the reported repair rates of well-known software repair approaches, e.g., GenProg (52.4%) [39] and Angelix (34.1%) [55]. When comparing CirFix to a more straightforward search algorithm applying edits at uniform to a circuit design, we found that the brute force algorithm did not scale to the complexity of defects in our benchmark suite and reported no repairs within the 12 hour resource bounds. Though not part of a comprehensive scientific evaluation, when tested on simple single-edit defects (not part of our benchmark suite) in smaller projects from undergraduate courses, the brute-force algorithm still took hours to find repairs that CirFix found in seconds to minutes, highlighting CirFix’s efficient pruning of the search space. We leave a full investigation of CirFix against more straightforward search as future work. Note that we can not compare CirFix to other baselines for hardware repair, since at the time of writing, there are no baselines that operate on source code level Verilog descriptions to automatically repair defects; indeed, that is precisely the improvement CirFix brings over the state-of-the-art.

The average wall-clock time for a trial to find a repair was 2.03 hours, of which an average of over 90% was spent on fitness evaluations (i.e., design simulations). Most non-repairs timed out after 12 hours, though defects for some projects with smaller search spaces hit the 8 generation maximum first. These results are in line with previously-reported patterns of behavior for APR for software, supporting our hypothesis that the CirFix algorithm is capable of performing as well on hardware design defects as established APR approaches do on software.

We acknowledge that wall-clock runtime for CirFix on a given defect can be longer than that of an expert human manually fixing the defect. However, CirFix was designed to favor situations in which developer time is significantly more expensive than machine time: it is often more cost-effective to run tools like CirFix using inexpensive machine idle time and then to employ expensive developer time to ensure the repairs are correct before being synthesized [84]. As such, we see CirFix as being cost-effective in terms of reducing the burden on designers.

Repair Quality. We follow the approach taken by Long and Richardson [47] and manually analyze the 21 repairs produced by CirFix. We found 5 to be correct and identical to a human repair, another 11 to be correct but different from a human repair, and the final 5 to be correct only with respect to the testbench (i.e., overfitting).2 While we acknowledge that having a single developer manually examine a patch is not a substitute for a full human study on patch correctness, this analysis adds some confidence that a majority of the plausible repairs from CirFix do not overfit to the testbench (a common problem in APR for software [38, 47, 73]), since we inspect intermediate wire values when assigning fitness scores. Correctness is critical in hardware designs (e.g., since manufactured chips cannot be easily updated once deployed), and we note that our use case does not involve deploying patches directly but instead showing plausible patches to developers to reduce maintenance costs [48, 84].

We observed that 7 out of the 21 minimized repairs were multi-edit repairs, highlighting CirFix’s ability to produce repairs to defects that require more than one change to the circuit design. By comparison, common APR approaches for software usually only produce single-edit repairs [21], and only recently have there been works investigating multi-edit repairs [55, 67]. For instance, in a faulty version of the sdram_controller benchmark, one of our experts changed assignments to two wires to transplant a Category 2 defect, causing incorrect functionality in the host interface. CirFix assigned this faulty design code a fitness value of 0.818 based on output mismatch. CirFix repaired this defect scenario in 4.6 hours by inserting a new assignment and modifying an existing assignment. The original defect and the repaired code are shown in Figure 3. This is an indicative instance of CirFix repairing Category 2 (i.e., “hard”) defects in circuit descriptions with multiple edits to the faulty circuit design.

---

2 We focus on correctness of a patch against the specification of the circuit (e.g., ensuring the absence of clock- or reset-domain issues) during our manual inspections. The synthesizability of the design is left to be evaluated by the developer during the validation phase of the hardware design process [80].
5.2 RQ2. Performance for Individual Defect Categories

CirFix found plausible repairs to 12 out of 19 (63.2%) of Category 1 and 9 out of 13 (69.2%) of Category 2 defects. The average number of fitness probes for a trial finding a repair to a Category 1 defect was 9500, taking an average wall-clock time of 2.07 hours to complete. By comparison, the average number of probes for a trial repairing a Category 2 defect was 5000, taking an average wall-clock time of 1.97 hours to complete. We found no statistically significant difference in the average amount of time to find a repair between Category 1 and 2 defects (two-tailed Mann-Whitney U test, \( p = 0.373 \)), suggesting that for defects that CirFix is able to patch, the repair can be produced in about the same time, regardless of the category (and therefore, difficulty) of the defect.

The CirFix repair operators and repair templates were particularly successful at repairing defects of both categories pertaining to incorrect sensitivity lists for always blocks, and numeric errors in, or omissions of assignments to wires and registers. On the other hand, CirFix was less successful in defect scenarios where wires or registers are defined incorrectly, or where modules are incorrectly instantiated. For instance, in a Category 1 defect scenario for the reed_solomon_decoder project, one of our experts changed the size of a register to 8 bits before assigning a decimal value of 500 to the register. This produces incorrect circuit behavior since 8 bits are not sufficient to store a value of 500. CirFix could not produce a repair to this defect scenario: none of its operators or repair templates are capable of increasing the number of bits allocated to the integer 500. We note that while adding more repair templates can help in such cases, in general, CirFix is able to repair both Category 1 and 2 defects with comparably high success rates.

The CirFix fitness function is highly effective at capturing incremental changes to a circuit’s design code to guide the search for a repair, and has the potential to increase testing prowess without any added testing logic to a bench.

5.4 RQ4. Sensitivity to Correctness Information

Since the information for expected circuit behavior is a non-trivial cost for our algorithm, we investigate the quality of the repairs produced by CirFix as a function of the quality of this information. We consider the defects in our benchmark suite repaired under conditions where high quality guidelines for correctness were available, since repairing the remaining defects with lower quality information could be attributed to the randomness associated with a stochastic approach.

As we varied the amount of correctness information (i.e., annotations of expected wire and register values) available from 100% \( \rightarrow \) 50% \( \rightarrow \) 25%, we observed the number of plausible repairs transition from 21 \( \rightarrow \) 20 \( \rightarrow \) 20 and the number of correct repairs go from 16 \( \rightarrow \) 12 \( \rightarrow \) 10. Breaking down the scenario where only 50% of the correctness information was available, we observed that 5 are correct and identical to a human repair, another 7 are correct but different from a human repair, and the final 8 are correct only with respect to the testbench (including a partial repair to a defect requiring multiple edits to be patched). Note that this is a reduction of 25% in the number of correct repairs when the correctness information is reduced by half. Indeed, of these plausible repairs, a total of 10 were identical to repairs produced under conditions when the full expected behavior was available. For the scenario where only a quarter of the expected behavior information was available, we found that 4 are correct and identical to a human repair, another 6 are correct but different from a human repair, and the final 10 are correct only with respect to the testbench (including a partial repairs). This corresponds to a decrease of only 37.5% in
the number of correct patches when the correctness information is reduced by 75%.

Our results indicate that the repair rate, and, more importantly, the quality of the repairs produced by CirFix, is not overly sensitive to the quality of the provided expected behavior information. Furthermore, reducing said behavior information does not increase the manual burden of inspecting produced plausible patches, since CirFix only reports the first plausible patch it finds (cf. program repair for software, where developers may need to evaluate an increasing number of plausible patches as the quality of the test suite is degraded [37, 59]). This analysis gives confidence that even in settings where high quality information for correct circuit behavior might not be available, high marginal benefit and reduction in maintenance costs are still obtainable from CirFix.

CirFix is not overly sensitive to the quality of the expected circuit behavior information, yielding high repair rates and quality even under settings when low quality correctness information is used as input to the algorithm.

6 LIMITATIONS AND THREATS TO VALIDITY

Our results in Section 5 suggest that CirFix is highly effective at automatically repairing defects in HDL descriptions. That said, there are several limitations to our approach and threats to the validity of our results that we describe in this section.

**Timing bugs.** Faults in HDL descriptions stemming from timing flow issues and incorrect circuit behavior with respect to the clock signal often go undetected by a traditional testbench, requiring instead complicated analyses of waveforms from the simulation. Such timing bugs are therefore not in scope of our approach that heavily relies on testbenches to assess functional correctness of designs. We note that while such bugs are complex to debug, they represent only a subset of hardware defects in industry, and a non-trivial amount of defects in hardware correspond to functional correctness [16].

**Threats to Validity.** The parameters for the prototype implementation of CirFix are chosen based on empirical performance and may not be optimal. We do note, however, that the repair operators, fault and fix localization approaches, and representation choice for repairs matter more than the actual values of the GP parameters for APR [7].

Our benchmark defects may not be indicative of defects in real-world hardware projects, posing a potential threat to external validity. To mitigate this threat, we evaluated CirFix on a variety of hardware projects taken from different sources, and had expert hardware designers transplant defects from their real-life experience with HDL designs covering a variety of defect types (see Section 4.1.3).

7 RELATED WORK

**Automatic Error Diagnosis and Correction in Hardware Designs.** While a significant amount of work has been done in automatic error diagnosis of hardware designs, the correction of such errors automatically has not been well-explored to the best of our knowledge. Techniques in the works of Jiang et al. [29] and Ran et al. [65] employ software analysis approaches to identify statements in design code responsible for defects, but suffer from high false positive rates. Bloem and Wotawa [12] use formal analysis of circuit descriptions to identify defects, but their approach requires formal specifications for large real-world designs that are not always available. Staber et al. [74] use state-transition analysis to diagnose and correct hardware designs automatically, but their techniques similarly do not scale to real-world circuits with large state spaces. Our approach, by contrast, is more scalable to large, real-world hardware descriptions. Chang et al. [13] explicitly insert multiplexers to automatically diagnose faults in hardware designs and suggest repairs; Madre et al. [49] use Boolean equation solving to diagnose and rectify gate-level design errors. By contrast, our technique applies to both behavioral (higher level) and RTL aspects of a circuit design.

**Automated Program Repair for Software.** In the realm of software, significant research effort has been devoted to repairing bugs automatically over the last decade [21, 46, 58]. Automated program repair usually takes as input source code with a deterministic bug and a test suite with at least one failing test that reveals the bug, and aims to automatically generate fixes to the buggy code. Test suite based repair, where test cases are used to guide the search for a patch, can be further divided into generate-and-validate and semantics-driven approaches. Generate-and-validate techniques produce candidate patches for the buggy code and evaluate them against the test suite to check if all tests pass [2, 39, 63, 64]. Semantics-driven approaches first extract constraints on a program based on test suite execution and then use these constraints to synthesize a patch [52, 54, 55, 61]. While software approaches to APR make use of test suites to evaluate candidate repairs, CirFix uses instrumented hardware testbenches to make visible the internal and external behavior of a simulated circuit for fitness evaluation. Additionally, APR for software usually uses spectrum-based fault localization to implicate faulty code, whereas CirFix uses our novel fault localization approach supporting the analysis of parallel hardware descriptions.

8 CONCLUSION

This paper presents CirFix, a framework for automatically repairing defects in hardware designs implemented in languages like Verilog. CirFix makes use of readily-available artifacts included in the hardware design process (e.g., testbenches) to diagnose and repair defects in both behavioral and RTL designs in the circuit description. These repairs can then be shown to developers for validation before the synthesis phase, reducing maintenance costs. The testbench-based evaluation and the parallel structure of hardware designs pose challenges that render traditional APR approaches from software inapplicable to the hardware domain. We present two key insights to bridge this gap. First, we propose a method to instrument hardware testbenches to admit a circuit’s behavior to the search for repairs. We present a novel fitness function tailored that performs a bit-level comparison of the made-visible output wire values against expected behavior to assess functional correctness of candidate repairs. Second, we present a novel fault localization approach based on a fixed point analysis of assignments made to registers and output wires to implicate statements for defects. Our systematic evaluation of CirFix presents a new
A.2 Artifacts Check-List (Meta-Information)

- **Program**: python3.6.8, pyverilog-1.2.1, iverilog, VCS
- **Run-time environment**: Red Hat Enterprise Linux 7.9
- **Hardware**: Intel quad-core 3.4GHz machine with hyperthreading and 16GB of memory
- **Output**: Repair patchlist (i.e., sequence of edits to source code) fixing a defect, if a repair is found
- **Experiments**: Running CirFix on the defects in our benchmark suite, runtime analysis of CirFix
- **How much disk space required (approximately)**: 5GB
- **How much time is needed to prepare workflow (approximately)**: <1 hour
- **How much time is needed to complete experiments (approximately)**: 15-20 hours (longer experiments can be run concurrently and overnight)
- **Publicly available?**: Yes (GitHub repository: https://github.com/hammad-a/verilog_repair)
- **Code licenses (if publicly available)**: MIT License
- **Archived (provide DOI)**: Available at Zenodo: https://doi.org/10.5281/zenodo.5846419

A.3 Description

The artifact contains all of CirFix’s source code as well as the instructions to install and run CirFix and its dependencies. The README.md files at the root of the repository and the /prototype and /pyverilog_changes directories contain all of the instructions used in the Artifact Evaluation process.

A.3.1 How to Access the Artifact. CirFix is available at our public GitHub repository as well as an archive on Zenodo (see Appendix A.2).

A.3.2 Hardware Dependencies. The artifact does not have any explicit dependencies, though older, slower hardware might take slightly longer to reproduce our results. For our experiments, we used an Intel quad-core 3.4GHz machine with hyperthreading and 16GB of memory.

A.3.3 Software Dependencies. CirFix requires Python 3.6.8, PyVerilog version 1.2.1, and Icarus Verilog. It also requires Synopsys VCS simulator (commercial license) to simulate Verilog designs.

A.4 Installation

This section assumes that users already have access to the Synopsys VCS tool. Note that alternative Verilog simulation tools may be used, but would likely require modifications to the scripts to support the API for the simulation tool.

Users first need to install Python 3.6.8 and all external Python dependencies (listed under the README.md file at the root of the repository). Some source files for PyVerilog need to be changed to support CirFix; instructions to do so can be found at /pyverilog_changes/README.md. Users then need to configure CirFix to run on a defect by editing the configuration file (located at /prototype/repair.conf). This involves setting the source file, testbench, correctness information, and evaluation script paths. Users also need to configure the CirFix GP parameters if necessary (we include our default values in the configuration file). The detailed instructions for this process are included in the README file located at /prototype/README.md.

A.5 Experiment Workflow

After all dependencies have been installed and the configuration file set, users may run the outer CirFix script (/prototype/repair.py) to start a CirFix run using the terminal command python3 repair.py. The script invokes calls to PyVerilog to parse the Verilog source code into a program AST, which is then manipulated to edit the source code. For every change to the AST, CirFix re-generates the Verilog source code before passing it on to the Synopsys VCS simulator, which in turn uses the new code and the provided testbench to generate the circuit output on given input stimuli. The produced circuit output is then passed back to CirFix and compared against developer provided circuit behavior information to assess the correctness of the produced circuit design. CirFix terminates when it finds a design producing output that matches expected behavior. Users may pass the log=true flag to store detailed logs in the /prototype/repair_logs directory.

A.6 Evaluation and Expected Results

The artifact provides instructions for reproducing the main results from CirFix’s evaluation (Table 3). Every CirFix execution (or trial) that finds a repair to a bug ends with the minimized repair patchlist (i.e., a sequence to edits to the source code that ultimately repair the defect). This repair patchlist can be verified against our reported results (Table 3; raw data included in /prototype/experiments_results.xlsx), along with the time to find the repair. We also provide instructions on how to use this repair patchlist to produce Verilog source code for inspection in the file /prototype/README.md.

A.7 Notes

We hope to maintain CirFix as an open-source tool. Any issues that are found with the available artifact or any questions that arise can be submitted as GitHub issues on our repository or communicated via email.
REFERENCES


[16] Jan 11, 2021 from https://www.allaboutcircuits.com/technical-articles/what-is-a-

[17] young..html


[25] https://doi.org/10.1109/ICSTW.2010.31


[33] Raymond, J. C. Madre, O. Coudert, and J. P. Billon. 1989. Automating the diagnosis and the control experimentation with testing techniques: An infrastructure and its poten-


on Computer-Aided Design. Digest of Technical Papers. 30–33. https://doi.org/10.1109/ICCAD.1989.76898


