EECS 373 Design of Microprocessor-Based Systems	Announcements Additional GSI/IA office hours (OH) Pat Pannuto 10-11am MW in EECS Learning Center (Glass rooms between BBB and Dow)
Prabal Dutta University of Michigan	
Lecture 6: Interrupts January 27, 2015	
Slides developed in part by Mark Brehob	2



м

Interrupts

Interrupt (a.k.a. exception or trap):

- An event that causes the CPU to stop executing current program
- Begin executing a special piece of code
 - Called an interrupt handler or interrupt service routine (ISR)
 Typically, the ISR does some work
 - Then resumes the interrupted program
- Interrupts are really glorified procedure calls, except that they: • can occur between any two instructions
 - are "transparent" to the running program (usually)
 - are not explicitly requested by the program (typically)
 - call a procedure at an address determined by the type of interrupt, not the program

Two basic types of interrupts (1/2)

- Those caused by an instruction
 - Examples:
 - TLB miss
 - Illegal/unimplemented instruction

M

- div by 0
- SVC (supervisor call, e.g.: SVC #3)
- Names:
 - Trap, exception

Two basic types of interrupts (2/2)

- Those caused by the external world
 - External device
 - Reset button
 - Timer expires
 - Power failure
 - System error
- Names:
 - interrupt, external interrupt

Why are interrupts useful? Example: I/O Data Transfer

Two key questions to determine how data is transferred to/from a non-trivial I/O device:

- How does the CPU know when data is available?
 a. Polling
 - b. Interrupts
- 2. How is data transferred into and out of the device?
 - a. Programmed I/O
 - b. Direct Memory Access (DMA)



м

Where

- Μ
- If you know *what* caused the interrupt then you want to jump to the code that handles that interrupt.
 - If you number the possible interrupt cases, and an interrupt comes in, you can just branch to a location, using that number as an offset (this is a branch table)
 - If you don't have the number, you need to *poll* all possible sources of the interrupt to see who caused it.
 - Then you branch to the right code

- Need to store the return address somewhere.
 - Stack might be a scary place.

Get back to where you once belonged

 That would involve a load/store and might cause an interrupt (page fault)! M

- So a dedicated register seems like a good choice
 - But that might cause problems later...
 - What happens if another interrupt happens?

Modern architectures

- Μ
- A modern processor has many (often 50+) instructions in-flight at once.
 What do we do with them?
 - what do we do with then
- Drain the pipeline?
 - What if one of them causes an exception?
- Punt all that work
 Slows us down
- What if the instruction that caused the exception was executed before some other instruction?
 What if that other instruction caused an interrupt?

Nested interrupts

- If we get one interrupt while handling another what to do?
 - Just handle it
 - But what about that dedicated register?
 - What if I'm doing something that can't be stopped?

M

- Ignore it
 - But what if it is important?
- Prioritize
 - Take those interrupts you care about. Ignore the rest
 - Still have dedicated register problems.



255



Number	Exception Type	Priority	Descript	ion		
1	Reset	-3 (Highest)	Reset			
2	NMI	-2	Nonmaskable interrupt (external NMI input)			
3	Hard fault	-1	All fault conditions if the corresponding fault handler is not enabled			
4	MemManage fault	Programmable	Memory management fault; Memory Protection Unit (MPU) violation or access to illegal locations			
5	Bus fault	Programmable	Bus error; occurs when Advanced High- Performance Bus (AHB) interface receives an error response from a bus slave (also called prefetch abort if it is an instruction fetch or data abort if it is a data access)			
В	Usage fault	Programmable	Exceptions resulting from program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)			
7–10	Reserved	NA	_			
11	SVC	Programmable	Supervisor Call			
12	Debug monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)			
13	Reserved	NA	_			
14	PendSV	Programmable	Pendable Service Call			
15	SYSTICK	Programmable	System Tick Timer			

Programmable

External Interrupt #239

18

	Table 7.1 List of System Exceptions			
g_pfnVectors:	Exception Number Exception Type Priority	Description	23g pfnVectors:	
.word _estack	1 Beset -3 (Highest) 2 NMI -2	Reset Normaskable internuct (external NMI inout)	24 .word estack	
.word Reset_Handler	3 Hard fault -1	All fault conditions if the corresponding fault handler is not enabled	25 .word Reset Handler	
.word NMI_Handler	4 MemManage fault Programmable		26 .word NMI Handler	
.word HardFault_Handler	5 Bus fault Programmable	to illegal locations	27 .word HardFault Handler	
.word MemManage_Handler		Performance Bus (AHB) Interface receives an error response from a bus slave (also called	28 .word MemManage Handler	
.word BusFault Handler		prefetch abort if it is an instruction fetch or data abort if it is a data access)	29 .word BusFault Handler	
.word UsageFault Handle	16 Usage fault Programmable	 Exceptions resulting from program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor) 	30 .word UsageFault_Handler	
.word 0	7-10 Reserved NA 11 SVC Programmebi		31 .word 0	
.word 0	12 Dabug monitor Programmable		32 .word 0	
.word 0	13 Reserved NA 14 PendSV Programmable			
.word 0	15 SYSTICK Programmable			
.word SVC Handler				
.word DebugMon Handler	Table 7.2 List of External Interrupts Exception Number Exception Type	Priority	192/*====================================	
.word 0	18 External Interrupt #	0 Programmable	193 * Reset_Handler	
.word PendSV Handler	17 External Interrupt #	1 Programmable	194 */	
.word SysTick Handler	255 External Interrupt #	239 Programmable	195 .global Reset_Handler	
.word WdogWakeup IRQHar	dler		196 .type Reset_Handler, %function	
.word BrownOut 1 5V IRG			197Reset_Handler:	
.word BrownOut 3 3V IRC			198_start:	
	nanaici			
(they continue)				
		11		

Enabling	and disa	abling	interrup	ot sources M	Configuri	ng the N	VIC (Z	.)	
	•		0E11C, 0x	Clear Enable E000E180-0xE000E19C		t Pending 0xE000E200			nding 0xE000E280-0xE000E29C
JXE000E100	SETENAU	K/W	0	Enable for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) bit[31] for interrupt #31 (exception #47) Write 1 to set bit to 1; write 0 has no effect Read value indicates the current status	0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) bit[31] for interrupt #31 (exception #47) Write 1 to set bit to 1; write 0 has no effect Read value indicates the current status
DxE000E180	CLRENA0	R/W	0	Clear enable for external interrupt #0-31 bit[0] for interrupt #0 bit[1] for interrupt #1 bit[31] for interrupt #31 Write 1 to clear bit to 0; write 0 has no effect Read value indicates the current enable status	0xE000E280	CLRPENDO	R/W	0	Clear pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) bit[31] for interrupt #31 (exception #47) Write 1 to clear bit to 0; write 0 has no effect Read value indicates the current pending status



Level-triggered interrupts

- M
- Signaled by asserting a line low or high
- Interrupting device drives line low or high and holds it there until it is serviced
- Device deasserts when directed to or after serviced
- Can share the line among multiple devices (w/ OD+PU)
- Active devices assert the line
- Inactive devices let the line float
- Easy to share line w/o losing interrupts
- But servicing increases CPU load \rightarrow <u>example</u>
- · And requires CPU to keep cycling through to check
- Different ISR costs suggests careful ordering of ISR checks
- · Can't detect a new interrupt when one is already asserted

25

Edge-triggered interrupts

- Signaled by a level *transition* (e.g. rising/falling edge)
- Interrupting device drive a pulse (train) onto INT line
- What if the pulse is too short? Need a pulse extender!
- Sharing *is* possible...under some circumstances
- INT line has a pull up and all devices are OC/OD.
- Devices *pulse* lines
- Could we miss an interrupt? Maybe...if close in time
- · What happens if interrupts merge? Need one more ISR pass
- Must check trailing edge of interrupt
- Easy to detect "new interrupts"
- · Benefits: more immune to unserviceable interrupts
- · Pitfalls: spurious edges, missed edges
- Source of "lockups" in early computers







26



Interrupt pulses before entering ISR

Interrupt Request Interrupt Pending Status	Multiple interrupt pulses before entering ISR		
Interrupt Active Status		?	
Processor Mode ——			
			32

M

