


Q1.a.  
1pt

A	B	C	(AB)	(A'C)	$((AB) + (A'C))'$
1	1	1	1	0	0
1	1	0	1	1	0
1	0	1	0	0	0
0	1	1	0	0	1
0	1	0	0	1	0
0	0	1	0	0	1
0	0	0	0	1	0

optional

Q1.b.

1pt



Also allow:

$\overline{D} \rightarrow D$

But note that bubble  
is generally preferred.

Q2.a.

1pt

A	S	X	Y
1	1	0	1
1	0	1	0
0	1	0	0
0	0	0	0

Q2.b.

1pt

$$A \overline{S} \rightarrow D \rightarrow X$$

$$A \overline{S} \rightarrow D \rightarrow Y$$

(variations of S' are fine)


Q3.a.

1pt

P	Q	$P > Q$	$P = Q$	$P < Q$
1	1	0	1	0
1	0	1	0	0
0	1	0	0	0
0	0	0	0	1

Q3.b.

1pt



(variations that are  
correct are fine)

Q4.

a. assign  $X = (\sim A \& B) \mid (\sim(\sim A \& C)) \mid (B \& \sim C);$

- 0.5 total if no semicolons

b. assign  $\{X, Y\} = \{A \& \sim S, A \& S\};$

6pts

a.  
3pts  
module DEMUX21 (  
    input A,  
    input S,  
    output X,  
    output Y  
);

assign  $X = A \& \sim S;$   
assign  $Y = A \& S;$   
endmodule

b.  
3pts  
module DEMUX41 (  
    input A,  
    input [1:0] S,  
    output [3:0] Z,  
);

DEMUX21 dm1 (A,  $\sim S[1] \& S[0]$ , Z[0], Z[1]);  
DEMUX21 dm2 (A,  $S[1] \& S[0]$ , Z[2], Z[3]);

endmodule

Q6.

(same)

2pts  
output reg X  
output reg Y


always C begins

$X = A \& \sim S;$

$Y = A \& S;$


end

Q7. -4pts, 1 per clk, .5  $\rightarrow$  Q, -.5  $\rightarrow$  Q'



(Q8-10: see last page)

Q11. -5pts



Setup: input stable before clock edge ← 1pt

Hold: input stable after clock edge ← 1pt

Q12. -10pts  
a.

Ipt i: A buffer that can turn its output "off". States are High, Low, and High Z. HiZ is high impedance, that is the output is functionally disconnected. (1) (0) (2)


Ipt ii: A drives high. Others HiZ

Ipt iii: Drive same value (high or low) nothing. Drive high and low  $\Rightarrow$  short.

Ipt iv: Undefined. HiZ is floating.

6pts b.

2pts i: A BJT where



collector is pulled high by a resistor and the emitter is grounded.

(note the equivalent circuit with a MOSFET is a open-drain, not open collector, but the terms are often used interchangeably. Correct the error, but do not mark off for it).

The pull-up causes the collector level to be normally high.

Ipt ii: A does nothing to drive 1. Other devices also do nothing.

Ipt iii: A turns on its BJT, grounding the circuit.

Ipt iv: Invert the whole set-up (tie high & use a pull-down resistor)

Ipt v: The size of the resistor, the capacitance of the collector network.

Rubric

Q1:	2 pts	7: 4 pts
2:	2 pts	8: 5 pts
3:	2 pts	9: 5 pts
4:	2 pts	10: 5 pts
5:	6 pts	11: 5 pts
6:	2 pts	12: 10 pts

Q8. Build a module-4 counter:  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$


5 pts

2 pts if  
close but wrong

PS	NS	D <sub>1</sub>	D <sub>0</sub>
Q <sub>1</sub> , Q <sub>0</sub>	Q <sub>1</sub> ', Q <sub>0</sub>		
0 0	0 1	0	1
0 1	1 0	1	0
1 0	1 1	1	1
1 1	0 0	0	0

$$D_1 = Q_1 \oplus Q_0 = Q_1' \cdot Q_0 + Q_1 \cdot Q_0'$$


$$D_0 = Q_0'$$



Q10

5 pts

2 pts if close  
but wrong.



Q9 - 5 pts

a. 3 bits are used.

1 pt

Could have been done w/ 2. 1 pt

b.

always C\*

- pro
  - clear, readable for complex state machines
  - compiler can verify all cases covered

con

- can be verbose
- easy to accidentally miss a case

assigns

- pro
  - concise, easier to read for simple expressions

con

- hard to understand w/ many states
- hard to spot typos

1 pt per claim, upto 3

(accept any other reasonable arguments)