

EECS 373

Design of Microprocessor-Based Systems

Prabal Dutta
University of Michigan

Lecture 7: Interrupts (2)
September 23, 2014

Some slides prepared by Mark Brebop

1



Announcements

- Homework 2 due now.
- Homework 3 will be posted later this week.
- Start thinking about projects
- Start planning for “special topics”

High-level review of interrupts



- Why do we need them? Why are the alternatives unacceptable?
 - Convince me!
- What sources of interrupts are there?
 - Hardware and software!
- What makes them difficult to deal with?
 - Interrupt controllers are complex: there is a lot to do!
 - Enable/disable, prioritize, allow preemption (nested interrupts), etc.
 - Software issues are non-trivial
 - Can't trash work of task you interrupted
 - Need to be able to restore state
 - Shared data issues are a *real* pain

3



Table 7.1 List of System Exceptions

Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard fault	-1	All fault conditions if the corresponding fault handler is not enabled
4	MemManage fault	Programmable	Memory management fault; Memory Protection Unit (MPU) violation or access to illegal locations
5	Bus fault	Programmable	Bus error; occurs when Advanced High-Performance Bus (AHB) Interface receives an error response from a bus slave (also called <i>prefetch abort</i> if it is an instruction fetch or <i>data abort</i> if it is a data access)
6	Usage fault	Programmable	Exceptions resulting from program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7-10	Reserved	NA	—
11	SVC	Programmable	Supervisor Call
12	Debug monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	—
14	PendSV	Programmable	Pendable Service Call
15	SYSTICK	Programmable	System Tick Timer

Table 7.2 List of External Interrupts

Exception Number	Exception Type	Priority
16	External Interrupt #0	Programmable
17	External Interrupt #1	Programmable
...
255	External Interrupt #239	Programmable

4

SmartFusion interrupt sources



Table 1.5 SmartFusion Interrupt Sources		
GPIO Label	IRQ Label	IRQ Source
INT[0]	WDTOUT_0 IRQ	WATCHDOG
INT[0]	WDGAAUEP_0 IRQ	WATCHDOG
INT[0]	SDPNDOUT_0 IRQ	VREFP
INT[0]	SDPNDOUT_1 IRQ	VREFP
INT[0]	KTMATCHEVENT_0 IRQ	RTC
INT[0]	PU_N_0 IRQ	RTC
INT[0]	ETHEN_0 IRQ	Ethernet MAC
INT[0]	ML1_0 IRQ	ML1_0
INT[0]	ENVM_0 IRQ	ENVM Controller
INT[0]	ENVM_1 IRQ	ENVM Controller
INT[0]	DMA_0 IRQ	Peripheral DMA
INT[0]	DMA_1 IRQ	DMA
INT[0]	UART_0_0 IRQ	UART_0
INT[0]	UART_1_0 IRQ	UART_1
INT[0]	SP_0 IRQ	SP_0
INT[0]	SP_1 IRQ	SP_1
INT[0]	ADC_0 IRQ	ADC_0
INT[0]	ADC_2_MALM0_0 IRQ	ADC_2
INT[0]	ADC_0_MALM0_0 IRQ	ADC_0
INT[0]	ADC_0_CALD0_0 IRQ	ADC_0
INT[0]	ADC_0_CALD0_1 IRQ	ADC_0
INT[0]	ADC_0_CALSTART_0 IRQ	ADC_0
INT[0]	ADC_0_CALSTART_1 IRQ	ADC_0
INT[0]	QDEC_0_0 IRQ	QDEC_0
INT[0]	QDEC_1_0 IRQ	QDEC_1
INT[0]	QDEC_0_1 IRQ	QDEC_0
INT[0]	QDEC_1_1 IRQ	QDEC_1
INT[0]	TIMER_0_0 IRQ	TIMER
INT[0]	TIMER_1_0 IRQ	TIMER
INT[0]	MEM_0_0 IRQ	MEM_0_0
INT[0]	PLLLOCKED_0 IRQ	MSC_CCC
INT[0]	ARM_ERROR_0 IRQ	ARM BUS MATRIX
INT[0]	Reserved	Reserved
INT[0]	DAB_0 IRQ	FADCFIFOFIFO
INT[0]	GPO_0_0 IRQ	GPO
INT[0]	GPO_1_0 IRQ	GPO
INT[0]	GPO_2_0 IRQ	GPO

54 more ACE specific interrupts

GPIO_3 IRQ to GPIO_31 IRQ cut

5



And the interrupt vectors (in startup_a2fxxm3.s found in CMSIS, startup_gcc)

g_pfnVectors:

- .word _estack
- .word Reset_Handler
- .word NMI_Handler
- .word HardFault_Handler
- .word MemManage_Handler
- .word BusFault_Handler
- .word UsageFault_Handler
- .word 0
- .word SVC_Handler
- .word DebugMon_Handler
- .word 0
- .word PendSV_Handler
- .word SysTick_Handler
- .word WdogWakeup_IRQHandler
- .word BrownOut_1_5V_IRQHandler
- .word BrownOut_3_3V_IRQHandler

..... (they continue)

Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard fault	-1	All fault conditions if the corresponding fault handler is not enabled
4	MemManage fault	Programmable	Memory management fault; Memory Protection Unit (MPU) violation or access to illegal locations
5	Bus fault	Programmable	Bus error; occurs when Advanced High-Performance Bus (AHB) Interface receives an error response from a bus slave (also called <i>prefetch abort</i> if it is an instruction fetch or <i>data abort</i> if it is a data access)
6	Usage fault	Programmable	Exceptions resulting from program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7-10	Reserved	NA	—
11	SVC	Programmable	Supervisor Call
12	Debug monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	—
14	PendSV	Programmable	Pendable Service Call
15	SYSTICK	Programmable	System Tick Timer

Exception Number	Exception Type	Priority
16	External Interrupt #0	Programmable
17	External Interrupt #1	Programmable
...
255	External Interrupt #239	Programmable

6

Interrupt handlers

```

23 g_pfnVectors:
24     .word _estack
25     .word Reset_Handler
26     .word NMI_Handler
27     .word HardFault_Handler
28     .word MemManage_Handler
29     .word BusFault_Handler
30     .word UsageFault_Handler
31     .word 0
32     .word 0
33     .
34     .

```

```


192/*=====
193 * Reset_Handler
194 */
195     .global Reset_Handler
196     .type  Reset_Handler, *function
197Reset_Handler:
198_start:

```



7


Pending interrupts



The normal case. Once Interrupt request is seen, processor puts it in "pending" state even if hardware drops the request.
IPS is cleared by the hardware once we jump to the ISR.

This figure and those following are from *The Definitive Guide to the ARM Cortex-M3, Section 7.4*


8



In this case, the processor never took the interrupt because we cleared the IPS by hand (via a memory-mapped I/O register)


9

Active Status set during handler execution




10

Interrupt Request not Cleared




11

Answer




12

Interrupt pulses before entering ISR




13

Answer



14

New Interrupt Request after Pending Cleared



15

Configuring the NVIC



- Interrupt Set Enable and Clear Enable
 - 0xE000E100-0xE000E11C, 0xE000E180-0xE000E19C

0xE000E100	SETENA0	R/W	0	Enable for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) ... bit[31] for interrupt #31 (exception #47) Write 1 to set bit to 1; write 0 has no effect Read value indicates the current status
------------	---------	-----	---	--

0xE000E180	CLRENA0	R/W	0	Clear enable for external interrupt #0-31 bit[0] for interrupt #0 bit[1] for interrupt #1 ... bit[31] for interrupt #31 Write 1 to clear bit to 0; write 0 has no effect Read value indicates the current enable status
------------	---------	-----	---	---

16

Configuring the NVIC (2)



- Set Pending & Clear Pending
 - 0xE000E200-0xE000E21C, 0xE000E280-0xE000E29C

0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) ... bit[31] for interrupt #31 (exception #47) Write 1 to set bit to 1; write 0 has no effect Read value indicates the current pending status
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) ... bit[31] for interrupt #31 (exception #47) Write 1 to clear bit to 0; write 0 has no effect Read value indicates the current pending status

17

Configuring the NVIC (3)



- Interrupt Active Status Register
 - 0xE000E300-0xE000E31C

Address	Name	Type	Reset Value	Description
0xE000E300	ACTIVE0	R	0	Active status for external interrupt #0-31 bit[0] for interrupt #0 bit[1] for interrupt #1 ... bit[31] for interrupt #31
0xE000E304	ACTIVE1	R	0	Active status for external interrupt #32-63
...	-	-	-	-

18

Interrupt Priority



- What do we do if several interrupts arrive at the same time?
- NVIC allows to set priorities for (almost) every interrupt
- 3 fixed highest priorities, up to 256 programmable priorities
 - 128 preemption levels
 - Not all priorities have to be implemented by a vendor!

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Implemented	Not implemented, read as zero						

- SmartFusion has 32 priority levels, i.e., 0x00, 0x08, ..., 0xF8
- Higher priority interrupts can pre-empt lower priorities
- Priority can be sub-divided into priority groups
 - splits priority register into two halves, *preempt priority* and *subpriority*
 - preempt priority: indicates if an interrupt can preempt another
 - subpriority: used if two interrupts of same group arrive concurrently

19

Interrupt Priority (2)



- Interrupt Priority Level Registers
 - 0xE000E400-0xE000E4EF

Address	Name	Type	Reset Value	Description
0xE000E400	PRI_0	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
...	-	-	-	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
...	-	-	-	-

20

Preemption Priority and Subpriority



Priority Group	Preempt Priority Field	Subpriority Field
0	Bit [7:1]	Bit [0]
1	Bit [7:2]	Bit [1:0]
2	Bit [7:3]	Bit [2:0]
3	Bit [7:4]	Bit [3:0]
4	Bit [7:5]	Bit [4:0]
5	Bit [7:6]	Bit [5:0]
6	Bit [7]	Bit [6:0]
7	None	Bit [7:0]

Application Interrupt and Reset Control Register (Address 0xE000EDOC)

Bits	Name	Type	Reset Value	Description
31:16	VECTKEY	R/W	-	Access key: 0x0FA must be written to this field to write to this register, otherwise the write will be ignored; the read-back value of the upper half word is 0xA0S
15	ENDIANNESS	R	-	Indicates endianness for data: 1 for big endian (BE) and 0 for little endian; this can only change after a reset
10:8	PRIORITY	R/W	0	Priority group
2	SYSRESETREQ	W	-	Requests chip control logic to generate a reset
1	VECTCLRACTIVE	W	-	Clears all active state information for exceptions; typically used in debug or OS to allow system to recover from system error (Reset is safer)
0	VECTRESET	W	-	Resets the Cortex-M3 processor (except debug logic), but this will not reset circuits outside the processor

30

PRIMASK, FAULTMASK, and BASEPRI



- What if we quickly want to disable all interrupts?
 - Write 1 into PRIMASK to disable all interrupt except NMI
 - MOV R0, #1
 - MSR PRIMASK, R0
 - Write 0 into PRIMASK to enable all interrupts
 - FAULTMASK is the same as PRIMASK, but also blocks hard fault (priority -1)
- What if we want to disable all interrupts below a certain priority?
- Write priority into BASEPRI
 - MOV R0, #0x60
 - MSR BASEPRI, R0

22

Masking



B1.4.3 The special-purpose mask registers

There are three special-purpose registers which are used for the purpose of priority boosting. Their function is explained in detail in *Execution priority and priority boosting within the core* on page B1-18:

- the exception mask register (PRIMASK) which has a 1-bit value
- the base priority mask (BASEPRI) which has an 8-bit value
- the fault mask (FAULTMASK) which has a 1-bit value.

All mask registers are cleared on reset. All unprivileged writes are ignored.

The formats of the mask registers are illustrated in Table B1-4.

Table B1-4 The special-purpose mask registers

31	8 7	1 0
PRIMASK	RESERVED	PM
FAULTMASK	RESERVED	FM
BASEPRI	RESERVED	BASEPRI

23

Interrupt Service Routines



1. Automatic saving of registers upon exception
 - PC, PSR, R0-R3, R12, LR pushed on the stack
 2. While bus busy, fetch exception vector
 3. Update SP to new location
 4. Update IPSR (low part of PSR) with new exception number
 5. Set PC to vector handler
 6. Update LR to special value EXC_RETURN
- Several other NVIC registers get updated
 - Latency: as short as 12 cycles

24

The xPSR register layout



The APSR, IPSR and EPSR registers are allocated as mutually exclusive bitfields within a 32-bit register. The combination of the APSR, IPSR and EPSR registers is referred to as the xPSR register.

Table B1-2 The xPSR register layout

APSР	N	Z	C	V	Q		16	15	10	9	8	0
IPSR												0 or Exception Number
EPSР			I	C	I	T			I	C	I	T

25



ARM interrupt summary

1. We've got a bunch of memory-mapped registers that control things (**NVIC**)
 - Enable/disable individual interrupts
 - Set/clear pending
 - Interrupt priority and preemption
2. We've got to understand how the hardware interrupt lines interact with the NVIC
3. And how we figure out where to set the PC to point to for a given interrupt source.

26

1. NVIC registers (example)



- Set Pending & Clear Pending
 - 0xE000E200-0xE000E21C, 0xE000E280-0xE000E29C

0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) ... bit[31] for interrupt #31 (exception #47) Write 1 to set bit to 1; write 0 has no effect Read value indicates the current status
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17) ... bit[31] for interrupt #31 (exception #47) Write 1 to clear bit to 0; write 0 has no effect Read value indicates the current pending status

27



1. More registers (example)

- Interrupt Priority Level Registers
 - 0xE000E400-0xE000E4EF

Address	Name	Type	Reset Value	Description
0xE000E400	PRI_0	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
...	-	-	-	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
...	-	-	-	-

28

1. Yet another part of the NVIC registers!




Priority Group	Preempt Priority Field	Subpriority Field
0	Bit [7:1]	Bit [0]
1	Bit [7:2]	Bit [1:0]
2	Bit [7:3]	Bit [2:0]
3	Bit [7:4]	Bit [3:0]
4	Bit [7:5]	Bit [4:0]
5	Bit [7:6]	Bit [5:0]
6	Bit [7]	Bit [6:0]
7	None	Bit [7:0]

Application Interrupt and Reset Control Register (Address 0xE000EDOC)

Bits	Name	Type	Reset Value	Description
31:16	VECTKEY	R/W	-	Access key: 0x05FA must be written to this field to write to this register, otherwise the write will be ignored; the read-back value of the upper half word is 0xA05
15	ENDIANNESS	R	-	Indicates endianness for data: 1 for big endian (BE) and 0 for little endian; this can only change after a reset
10:8	PRIORITY	R/W	0	Priority group
2	SYSRESETREQ	W	-	Requests chip control logic to generate a reset
1	VECTLRACTIVE	W	-	Clears all active state information for exceptions; typically used in debug or OS to allow system to recover from system error (Reset is safer)
0	VECTRESET	W	-	Resets the Cortex-M3 processor (except debug logic), but this will not reset circuits outside the processor

29

2. How external lines interact with the NVIC



The normal case. Once Interrupt request is seen, processor puts it in "pending" state even if hardware drops the request.
IPS is cleared by the hardware once we jump to the ISR.

This figure and those following are from *The Definitive Guide to the ARM Cortex-M3, Section 7.4*

30

3. How the hardware figures out what to set the PC to



```

g_pfnVectors:
    .word _estack
    .word Reset_Handler
    .word NMI_Handler
    .word HardFault_Handler
    .word MemManage_Handler
    .word BusFault_Handler
    .word UsageFault_Handler
    .word 0
    .word 0
    .word 0
    .word 0
    .word SVC_Handler
    .word DebugMon_Handler
    .word 0
    .word PendSV_Handler
    .word SysTick_Handler
    .word WdogWakeUp_IRQHandler
    .word BrownOut_1_5V_IRQHandler
    .word BrownOut_3_3V_IRQHandler
    ..... (they continue)

```

Table 7-1 (continued)

Table 7.1 List of System Exceptions			
Exception Number	Exception Type	Priority	Description
1	NMI	-3 (Highest)	Reset
2	Hard fault	-1	Nonmaskable interrupt (external NMII input) that forces the corresponding fault handler to run. It is a system reset.
3	MemManage fault	Programmable	Memory management fault. Trap, memory access violation or illegal address or illegal location.
5	Bus fault	Programmable	Bus error: occurs when Advanced High-Performance Bus (AHB) or Advanced Peripheral Bus (APB) access errors occur. It can also occur when an error response from a bus slave (also called producer) is received. It can also occur when data about it is a data access.
6	Usage fault	Programmable	Execution error during program entry or trap. Trap when a user application does not support a coprocessor.
7-10	Reserved	NA	
11	SVC	Programmable	Supervisor Call
12	Debug monitor	Programmable	Debug monitor breakpoints, watchdogs, or external memory requests
13	Reserved	Programmable	
14	PENDSV	Programmable	Page Table Service Call
15	SWI	Programmable	Port 239

Table 7.2 List of External Interrupts

Exception Number	Exception Type	Priority
16	External Interrupt #0	Programmable
17	External Interrupt #1	Programmable
...
255	External Interrupt #239	Programmable

31

The Michigan Wolverines logo, featuring a blue 'M' with 'MICHIGAN' written across it.

So let's say a GPIO pin goes high

- When will we get an interrupt?
 - What happens if the interrupt is allowed to proceed?

What happens when we return from an ISR?



33

34

Other stuff: The xPSR register layout




The APSR, IPSR and EPSR registers are allocated as mutually exclusive bitfields within a 32-bit register. The combination of the APSR, IPSR and EPSR registers is referred to as the xPSR register.

Table B1-2 The xPSR register layout

31	30	29	28	27	26	25	24	23	16	15	10	9	8	0
APSR	N	Z	C	V	Q									
IPSR														0 or Exception Number
EPSR			IC1/IT	T					IC1/IT					s

Example of Complexity: The Reset Interrupt



1) No power

2) System is held in RESET as long as VCC15 < 0.8V

- a) In reset: registers forced to default
 - b) RC-Osc begins to oscillate
 - c) MSS_CCC drives RC-Osc/4 into FCLK
 - d) PORESET_N is held low

3) Once VCC15GOOD, PORESET_N goes high

a) MSS reads from eNVM address 0x0 and 0x4

35

Interrupt types



- Two main types
 - Level-triggered
 - Edge-triggered

36

Level-triggered interrupts



- Signaled by asserting a line low or high
- Interrupting device drives line low or high and holds it there until it is serviced
- Device deasserts when directed to or after serviced
- Can share the line among multiple devices (w/ OD+PU)
- Active devices assert the line
- Inactive devices let the line float
- Easy to share line w/o losing interrupts
- But servicing increases CPU load → example
- And requires CPU to keep cycling through to check
- Different ISR costs suggests careful ordering of ISR checks
- Can't detect a new interrupt when one is already asserted

37

Edge-triggered interrupts



- Signaled by a level *transition* (e.g. rising/falling edge)
- Interrupting device drive a pulse (train) onto INT line
- What if the pulse is too short? Need a pulse extender!
- Sharing *is* possible...under some circumstances
- INT line has a pull up and all devices are OC/OD.
- Devices *pulse* lines
- Could we miss an interrupt? Maybe...if close in time
- What happens if interrupts merge? Need one more ISR pass
- Must check trailing edge of interrupt
- Easy to detect "new interrupts"
- Benefits: more immune to unserviceable interrupts
- Pitfalls: spurious edges, missed edges
- Source of "lockups" in early computers

38

Group talks in EECS 373



39

Special topics talks



- Groups of 2-3 folks
 - Not your lab partner (or your project group member)
 - This is 1% of your grade (20% of the presentation)
- 12 minutes for the talk, ~3 minutes for questions
- Four parts
 - Meet with me 2-3 weeks ahead of time to discuss topic
 - 1st practice talk 1-2 weeks before scheduled date (20%)
 - 2nd practice talk 1-2 days before scheduled date (20%)
 - Give talk in class (40%)

40

Special topics talk (2)



- Each talk must include
 - Explanation of how the topic relates to embedded systems
 - An understanding of high-level issues including tradeoffs
 - Must produce at least two original graphs explaining tradeoffs.
 - Some *detailed* explanation of a relevant part of the topic
 - Where others can go to learn more information
- Time permitting
 - We'll take 10 minutes at the end of class to form groups of 2-3
 - We'll discuss some topics that I'd like to see (BLE, Cortex-M3s, accelerometers, gyroscopes, microphones, etc.)

41