AMBA 3 APB Protocol
Specification

Copyright © 2003, 2004. ARM Limited. All rights reserved.

Release Information

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>25 September 2003</td>
<td>A</td>
<td>First release for v1.0</td>
</tr>
<tr>
<td>17 August 2004</td>
<td>B</td>
<td>Second release for v1.0</td>
</tr>
</tbody>
</table>

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

AMBA Specification License

1. Subject to the provisions of Clauses 2 and 3, ARM hereby grants to LICENSEE a perpetual, non-exclusive, nontransferable, royalty free, worldwide licence to use and copy the AMBA Specification for the purpose of developing, having developed, manufacturing, having manufactured, offering to sell, selling, supplying or otherwise distributing products which comply with the AMBA Specification.

2. THE AMBA SPECIFICATION IS PROVIDED “AS IS” WITH NO WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, MERCHANTABILITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.

3. No licence, express, implied or otherwise, is granted to LICENSEE, under the provisions of Clause 1, to use the ARM tradename, or AMBA trademark in connection with the AMBA Specification or any products based thereon. Nothing in Clause 1 shall be construed as authority for LICENSEE to make any representations on behalf of ARM in respect of the AMBA Specification.
Confidentiality Status

This document is Open Access. This document has no restriction on distribution.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com
Contents

AMBA 3 APB Protocol Specification

Preface

About this specification ................................................................. x
Feedback ........................................................................................ xiii

Chapter 1 Introduction

1.1 About the AMBA 3 APB ................................................................. 1-2
1.2 Changes for AMBA 3 APB Protocol Specification v1.0 ...................... 1-3

Chapter 2 Transfers

2.1 Write transfers ............................................................................. 2-2
2.2 Read transfers ............................................................................. 2-4
2.3 Error response ............................................................................. 2-6

Chapter 3 Operating States

3.1 Operating states ........................................................................... 3-2

Chapter 4 Signal Descriptions

4.1 AMBA 3 APB signals ................................................................... 4-2
List of Figures

AMBA 3 APB Protocol Specification

Key to timing diagram conventions .............................................................................. xi

Figure 2-1  Write transfer with no wait states ................................................................. 2-2
Figure 2-2  Write transfer with wait states ...................................................................... 2-3
Figure 2-3  Read transfer with no wait states ................................................................. 2-4
Figure 2-4  Read transfer with wait states ...................................................................... 2-5
Figure 2-5  Example failing write transfer ..................................................................... 2-6
Figure 2-6  Example failing read transfer ..................................................................... 2-7
Figure 3-1  State diagram ............................................................................................. 3-2
List of Figures
Preface

This preface introduces the Advanced Microcontroller Bus Architecture (AMBA) 3 Advanced Peripheral Bus (APB) protocol specification. It contains the following sections:

- About this specification on page x
- Feedback on page xiii.
About this specification

This is the specification for the AMBA 3 APB protocol. All references to APB in this manual refer to AMBA 3 (not AMBA 2 or earlier versions).

Intended audience

This specification is written to help hardware and software engineers to design systems and modules that are compatible with the APB protocol.

Using this specification

This specification is organized into the following chapters:

Chapter 1 Introduction
Read this chapter for an overview of the APB protocol.

Chapter 2 Transfers
Read this chapter for information about the different types of APB transfer.

Chapter 3 Operating States
Read this chapter for descriptions of the APB operating states.

Chapter 4 Signal Descriptions
Read this chapter for descriptions of the APB signals.

Conventions

This section describes the conventions that this specification uses:

• Typographical

• Timing diagrams on page xi

• Signals on page xii.

Typographical

This specification uses the following typographical conventions:

*italic* Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.

*bold* Highlights interface elements, such as menu names. Denotes ARM processor signal names. Also used for terms in descriptive lists, where appropriate.
Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

denotes language keywords when used outside example code.

Angle brackets enclose replaceable terms for assembler syntax where they appear in code or code fragments. They appear in normal font in running text. For example:

- MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>
- The Opcode_2 value selects which register is accessed.

**Timing diagrams**

The figure named *Key to timing diagram conventions* explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.
Signals

The signal conventions are:

**Signal level**
The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means HIGH for active-HIGH signals and LOW for active-LOW signals.

**Prefix P**
Denotes AMBA 3 APB signals.

**Suffix n**
Denotes AXI, AHB, and AMBA 3 APB reset signals.

Further reading

This section lists publications that provide additional information about the AMBA 3 protocol family.

ARM periodically provides updates and corrections to its documentation. See http://www.arm.com for current errata sheets, addenda, and the Frequently Asked Questions list.

This document contains information that is specific to the APB interface. See the following documents for other relevant information:

Feedback

ARM Limited welcomes feedback on the APB protocol and its documentation.

Feedback on the product

If you have any comments or suggestions about this product, contact your supplier giving:
• the product name
• a concise explanation of your comments.

Feedback on this specification

If you have any comments on this specification, send email to errata@arm.com giving:
• the title
• the number
• the relevant page number(s) to which your comments apply
• a concise explanation of your comments.

ARM Limited also welcomes general suggestions for additions and improvements.
Chapter 1
Introduction

This chapter provides an overview of the AMBA 3 APB. It contains the following section:

- *About the AMBA 3 APB* on page 1-2
1.1 About the AMBA 3 APB

The APB is part of the AMBA 3 protocol family. It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity.

The APB interfaces to any peripherals that are low-bandwidth and do not require the high performance of a pipelined bus interface. The APB has unpipelined protocol.

All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow. Every transfer takes at least two cycles.

The APB can interface with the AMBA Advanced High-performance Bus Lite (AHB-Lite) and AMBA Advanced Extensible Interface (AXI). You can use it to provide access to the programmable control registers of peripheral devices.
1.2 Changes for AMBA 3 APB Protocol Specification v1.0

This version includes:

- A ready signal, **PREADY**, to extend an APB transfer. See Chapter 2 Transfers.
- An error signal, **PSLVERR**, to indicate the failure of a transfer. See Error response on page 2-6.
Chapter 2
Transfers

This chapter describes typical AMBA 3 APB write and read transfers, and the error response. It contains the following sections:

- Write transfers on page 2-2
- Read transfers on page 2-4
- Error response on page 2-6.
2.1 Write transfers

Two types of write transfer are described in this section:

- With no wait states
- With wait states.

2.1.1 With no wait states

Figure 2-1 shows a basic write transfer with no wait states.

![Figure 2-1 Write transfer with no wait states](image)

The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock. The first clock cycle of the transfer is called the Setup phase. After the following clock edge the enable signal is asserted, PENABLE, and this indicates that the Access phase is taking place. The address, data and control signals all remain valid throughout the Access phase. The transfer completes at the end of this cycle.

The enable signal, PENABLE, is deasserted at the end of the transfer. The select signal, PSELx, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.

2.1.2 With wait states

Figure 2-2 on page 2-3 shows how the PREADY signal from the slave can extend the transfer. During an Access phase, when PENABLE is HIGH, the transfer can be extended by driving PREADY LOW. The following signals remain unchanged for the additional cycles:

- address, PADDR
- write signal, PWRITE
select signal, **PSEL**
enable signal, **PENABLE**
write data, **PWDATA**.

---

**Note**

It is recommended that the address and write signals are not changed immediately after a transfer but remain stable until another access occurs. This reduces power consumption.
2.2 Read transfers

Two types of read transfer are described in this section:

- **With no wait states**
- **With wait states**.

2.2.1 With no wait states

Figure 2-3 shows a read transfer. The timing of the address, write, select, and enable signals are as described in Write transfers on page 2-2. The slave must provide the data before the end of the read transfer.

![Figure 2-3 Read transfer with no wait states](image)

2.2.2 With wait states

Figure 2-4 on page 2-5 shows how the PREADY signal can extend the transfer. The transfer is extended if PREADY is driven LOW during an Access phase. The protocol ensures that the following remain unchanged for the additional cycles:

- address, PADDR
- write signal, PWRITE
- select signal, PSEL
- enable signal, PENABLE.

Figure 2-4 on page 2-5 shows that two cycles are added using the PREADY signal. However, you can add any number of additional cycles, from zero upwards.
Figure 2-4 Read transfer with wait states
2.3 Error response

You can use PSLVERR to indicate an error condition on an APB transfer. Error conditions can occur on both read and write transactions.

PSLVERR is only considered valid during the last cycle of an APB transfer, when PSEL, PENABLE, and PREADY are all HIGH.

It is recommended, but not mandatory, that you drive PSLVERR LOW when it is not being sampled. That is, when any of PSEL, PENABLE, or PREADY are LOW.

Transactions that receive an error, might or might not have changed the state of the peripheral. This is peripheral-specific and either is acceptable. When a write transaction receives an error this does not mean that the register within the peripheral has not been updated. Read transactions that receive an error can return invalid data. There is no requirement for the peripheral to drive the data bus to all 0s for a read error.

APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.

2.3.1 Write transfer

Figure 2-5 shows an example of a failing write transfer that completes with an error.

![Figure 2-5 Example failing write transfer](image-url)
2.3.2 Read transfer

A read transfer can also complete with an error response, indicating that there is no valid read data available. Figure 2-6 on page 2-7 shows a read transfer completing with an error response.

2.3.3 Mapping of PSLVERR

When bridging:

**From AXI to APB**  An APB error is mapped back to RRESP/BRESP = SLVERR. This is achieved by mapping PSLVERR to the AXI signals RRESP[1] for reads and BRESP[1] for writes.

**From AHB to APB**  PSLVERR is mapped back to HRESP = ERROR for both reads and writes. This is achieved by mapping PSLVERR to the AHB signal HRESP[0].

![Figure 2-6 Example failing read transfer](image-url)
Chapter 3
Operating States

This chapter describes the AMBA 3 APB operating states. It contains the following section:

- Operating states on page 3-2.
3.1 Operating states

Figure 3-1 shows the operational activity of the APB.

The state machine operates through the following states:

IDLE  This is the default state of the APB.

SETUP  When a transfer is required the bus moves into the SETUP state, where the appropriate select signal, PSELx, is asserted. The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.

ACCESS  The enable signal, PENABLE, is asserted in the ACCESS state. The address, write, select, and write data signals must remain stable during the transition from the SETUP to ACCESS state. Exit from the ACCESS state is controlled by the PREADY signal from the slave:

• If PREADY is held LOW by the slave then the peripheral bus remains in the ACCESS state.
• If **PREADY** is driven HIGH by the slave then the ACCESS state is exited and the bus returns to the IDLE state if no more transfers are required. Alternatively, the bus moves directly to the SETUP state if another transfer follows.
Chapter 4
Signal Descriptions

This chapter describes the AMBA 3 APB signals. It contains the following section:
• AMBA 3 APB signals on page 4-2.
4.1 AMBA 3 APB signals

Table 4-1 lists the APB signal descriptions.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCLK</td>
<td>Clock source</td>
<td>Clock. The rising edge of PCLK times all transfers on the APB.</td>
</tr>
<tr>
<td>PRESETn</td>
<td>System bus equivalent</td>
<td>Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.</td>
</tr>
<tr>
<td>PADDR</td>
<td>APB bridge</td>
<td>Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.</td>
</tr>
<tr>
<td>PSELx</td>
<td>APB bridge</td>
<td>Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.</td>
</tr>
<tr>
<td>PENABLE</td>
<td>APB bridge</td>
<td>Enable. This signal indicates the second and subsequent cycles of an APB transfer.</td>
</tr>
<tr>
<td>PWRITE</td>
<td>APB bridge</td>
<td>Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.</td>
</tr>
<tr>
<td>PWDATA</td>
<td>APB bridge</td>
<td>Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.</td>
</tr>
<tr>
<td>PREADY</td>
<td>Slave interface</td>
<td>Ready. The slave uses this signal to extend an APB transfer.</td>
</tr>
<tr>
<td>PRDATA</td>
<td>Slave interface</td>
<td>Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.</td>
</tr>
<tr>
<td>PSLVERR</td>
<td>Slave interface</td>
<td>This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.</td>
</tr>
</tbody>
</table>
## Index

The items in this index are listed in alphabetical order, with symbols and numerics appearing at the end. The references given are to page numbers.

<table>
<thead>
<tr>
<th>A</th>
<th></th>
<th>I</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>ACCESS</td>
<td>3-2</td>
<td>IDLE</td>
<td>3-2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C</th>
<th></th>
<th>N</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Changes for this version</td>
<td>1-3</td>
<td>No wait states</td>
<td></td>
</tr>
<tr>
<td>Conventions</td>
<td></td>
<td>read</td>
<td>2-4</td>
</tr>
<tr>
<td>signal naming</td>
<td>xii</td>
<td>write</td>
<td>2-2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>E</th>
<th></th>
<th>O</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Error response</td>
<td>2-6</td>
<td>Operating states</td>
<td>3-2</td>
</tr>
<tr>
<td>Error response, read transfer</td>
<td>2-7</td>
<td>ACCESS</td>
<td>3-2</td>
</tr>
<tr>
<td>Error response, write transfer</td>
<td>2-6</td>
<td>IDLE</td>
<td>3-2</td>
</tr>
<tr>
<td>Errors, mapping</td>
<td>2-7</td>
<td>SETUP</td>
<td>3-2</td>
</tr>
<tr>
<td>Overview</td>
<td>1-2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>P</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PADDR</td>
<td>4-2</td>
</tr>
<tr>
<td>PCLK</td>
<td>4-2</td>
</tr>
<tr>
<td>PENABLE</td>
<td>4-2</td>
</tr>
<tr>
<td>PRDATA</td>
<td>4-2</td>
</tr>
<tr>
<td>PREADY</td>
<td>4-2</td>
</tr>
<tr>
<td>PRESETn</td>
<td>4-2</td>
</tr>
<tr>
<td>PSELx</td>
<td>4-2</td>
</tr>
<tr>
<td>PSLVERR</td>
<td>4-2</td>
</tr>
<tr>
<td>PWDATA</td>
<td>4-2</td>
</tr>
<tr>
<td>PWRITE</td>
<td>4-2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Read errors</td>
<td>2-7</td>
</tr>
<tr>
<td>Read transfers</td>
<td></td>
</tr>
<tr>
<td>with no wait states</td>
<td>2-4</td>
</tr>
<tr>
<td>with wait states</td>
<td>2-4</td>
</tr>
</tbody>
</table>
Index

S
SETUP 3-2
Signal descriptions 4-2
Signal naming conventions xii
State machine 3-2

T
Timing diagram conventions xi
Typographical conventions x

W
Wait states
  read 2-4
  write 2-2
Write errors 2-6
Write transfers
  with no wait states 2-2
  with wait states 2-2