HIGH-Q INTEGRATED INDUCTORS ON TRENCHED SILICON ISLANDS

A Thesis Presented to The Academic Faculty

By

Mina Raieszadeh

In Partial Fulfillment Of the Requirements for the Degree Master of Science in the School of Electrical and Computer Engineering

> Georgia Institute of Technology April 2005

HIGH-Q INTEGRATED INDUCTORS ON TRENCHED SILICON ISLANDS

Approved by:

Dr. Farrokh Ayazi, Avdisor School of Electrical and Computer Engineering *Georgia Institute of Technology*

Dr. Mark G. Allen School of Electrical and Computer Engineering *Georgia Institute of Technology*

Dr. Joy Laskar School of Electrical and Computer Engineering *Georgia Institute of Technology*

Date Approved: April 15, 2005

ACKNOWLEDGEMENTS

I would like to express my deepest gratitude and appreciation to my advisor Dr. Farrokh Ayazi, without whom this work would not have been possible. He has provided me with constant help and support and has always kept his office door open at me. I would also like to thank my thesis committee members, Dr. Mark G. Allen and Dr. Joy Laskar for their support. I want to acknowledge my colleagues in the IMEMS group for their help and useful discussions. A special thank goes to Pejman for all his help with cleanroom fabrication. I also would like to thank Sang-Woong Yoon for his help in measurements. The MiRC cleanroom staff at the Georgia Institute of Technology has been very helpful with special mention to Gary Spinner, Vinny Nguyen and Charlie Suh. Last but not least, I would like to thank my parents for their endless love and support.

TABLE OF CONTENTS

ACKNOWLEDGEMENTS	iii
LIST OF TABLES	vi
LIST OF FIGURES	vii
SUMMARY	xi

CHAPTER

I INTRODUCTION AND MOTIVATION1	
II DESIGN AND SIMULATION	5
2.1. INDUCTOR PHYSICAL MODEL	5
2.2 INDUCTOR MODEL PARAMETER EXTRACTION	7
2.2.1 Series Resistance	7
2.2.2 Series Inductance	
2.2.3 Series Capacitance and Substrate Parasitics	
2.2.4 Spiral Inductor Quality Factor	14
2.3 TRENCHED SI ISLAND FOR REDUCED SUBSTRATE LOSS	17
2.4 THICK ELECTROPLATED CU FOR REDUCED METAL LOSS	
2.5 Optimization of the inductor physical dimensions	
2.5.1 Metal Thickness	
2.5.2 Trench Depth	
2.5.3 Number of Turns	
2.5.4 Trenched Island Area	
2.5.5 Outer Diameter	
2.5.6 Metal Width	
2.5.7 Metal Spacing	24
2.5.8 Shape of the Inductor (Round/Rectangular/Round-edge)	
2.5.9 Position and Shape of the Ground Plane	

III FABRICATION	
3.1. PROCESS FLOW	
3.2. COVERING THE TRENCHES	
3.2.1 Silicon Dioxide Bridge-over	
3.2.2. Avatrel Polymer Trench Refill	
3.3. PROCESS ISSUES	
3.3.1. High Aspect-Ratio Si Etch	
3.3.2. Electroplating Mold	
3.3.3 Chromium Etchant	40
IV MEASUREMENT AND CHARACTERIZATION	41
4.1. Effect of TSI on Q	42
4.2. Effect of Trench Depth	43
4.3. Effect of Oxide Thickness	44
4.4. EFFECT OF TRENCHED AREA	47
4.5. EFFECT OF METAL THICKNESS	47
4.6. Enhanced Design Test Results	48
4.6.1. Avatrel Trench refilled	
4.6.2. Thick PECVD SiO_2	
4.7. HIGH-TURN INDUCTORS	58
4.8. MODELING AND PARAMETER EXTRACTION	61
V CONCLUSION AND FUTURE DIRECTIONS	65
APPENDIX A PROCESS FLOW	69
APPENDIX B SIMULATED Q AND L OF FABRICATED INDUCTORS	73
REFERENCES	76

LIST OF TABLES

TABLE 2-1. INDUCTANCE FORMULAS [36], [42].	13
TABLE 3-1. RECIPE TO ETCH TRENCHES IN THE STS ICP SYSTEM.	29
TABLE 3-2. RECIPE TO DEPOSIT SIO ₂ in the UNAXIS PECVD tool	29
TABLE 3-3. DRY ETCH RECIPE OF SIO ₂ IN PLASMA-THERM ICP SYSTEM.	31
TABLE 3-4. COMPARISON OF ELECTRICAL PROPERTIES OF AVATREL WITH BCB POLYMIDE[49,50].	3 AND 36
TABLE 4-1. EXTRACTED EQUIVALENT PARAMETERS OF A 1NH INDUCTOR FABRICATI TSI	ed on 63
TABLE 4-2. EXTRACTED EQUIVALENT PARAMETERS OF A 0.9NH INDUCTOR FABRICAT OI.	ed on 64

LIST OF FIGURES

FIGURE 2-3. EFFECTIVE AREA	OF CURRENT FLOW AT HIGH FREQUENCE	ES WHERE (A) W/H \rightarrow 0
AND (B) W/H $\rightarrow \infty$		

- Figure 2-11. Frequency of peak Q vs. $D_{\text{out.}}$ for one turn inductors with $w{=}40\mu\text{m}.$
- FIGURE 2-12. Q VS. CONDUCTOR WIDTH FOR (A) ONE-TURN 1NH INDUCTORS (B) 2.9NH INDUCTORS (S=5µm and N=2), and (c) 2.9NH inductors (S=5µm and N=3)....... 24

Figure 2-13. Q vs. separation for 2.9nH inductors with (a) w=10 μ m, n=3 and (b) w=40 μ m, n=2
Figure 2-14. Q vs. frequency \blacksquare - \blacksquare round spiral and \diamond - \diamond rectangular spiral (s=50 µm, w=50 µm, d_{out}=500 µm and n=1)26
FIGURE 3-1. SCHEMATIC OF THE PROCESS FLOW
Figure 3-2. Cross-section SEM of a $90\mu\text{m}$ deep TSI
Figure 3-3. SEM pictures of (a) a 17μ m thick NR4-8000P used as the electroplating mold; (b) close-up view of the straight photoresist side-walls, and (c) high aspect-ratio (30:8) photoresist column
FIGURE 3-4. PICTURE OF THE ELECTROPLATING TANK, SHOWING THE ELECTROPLATING SET- UP
Figure 3-5. SEM picture of a one-turn inductor on top of TSI (w=40 μ m, D _{out} =860 μ m, T _{metal} =26 μ m, Q=45)
Figure 3-6. SEM picture of a one-turn round inductor on TSI with a close-up view of the thick electroplated CU (w=50 μ m, d _{out} =500 μ m, t _{metal} =20 μ m, trench depth=60 μ m, Q=71)
Figure 3-7. SEM (left) and microscope (right) picture of a 3-turn round-edge inductor, w=15μm, d _{out} =400μm, s=15μm, t _{metal} =8μm
Figure 3-8. SEM picture of a $50\mu m$ deep Trenched Silicon Island (TSI)
Figure 3-9. Close –up view of the smooth surface of a TSI (surface roughness<0.3 µm)
FIGURE 3-10. FLAKING OF AVATREL LAYER DUE TO HIGH-TEMPERATURE PROCESSING (300°C)
Figure 3-11. SEM picture of a $90\mu m$ deep TSI refilled by Avatrel polymer
Figure 4-1. Comparison of (a) measured Q, and (b) S-parameter of inductors on OI, TSI and 4 μ m SiO ₂ -covered Si substrate. (T_{METAL} =25-30 μ m, w=60 μ m, D_{OUT} =825 μ m).
Figure 4-2. Measured Q vs. frequency showing dependency of Q on trench depth. (T _{metal} =15µm, w=60µm, d _{out} =833µm)

FIGURE 4-3. QUALITY FACTOR VS. FREQUENCY, SHOWING THE DEPENDENCY OF Q ON OXIDE THICKNESS FOR A ONE-TURN ROUND SPIRAL INDUCTOR ($W=60\mu M$, $T=30\mu M$, $D_{OUT}=833\mu M$ and $L=1.3 nH$). 45
Figure 4-4. (a) Measured and (b) simulated Q of a 0.9nH inductor with various oxide thicknesses (T_{METAL} =15 μ M, w=60 μ M, D_{OUT} =600 μ M)
Figure 4-5. Cross-section SEM view of a 50µm thick OI, showing the incomplete oxidation of Si
Figure 4-6. (Left) Measured Q of a one-turn inductor on TSI with various trenched island area, and (right) Microscope picture of the inductor showing the definition of X. (T $_{METAL}=30\mu$ M, $w_{METAL}=100\mu$ M, $d_{OUT}=1200\mu$ M) 47
Figure 4-7. Measured Q of a one-turn inductor on TSI with different metal thicknesses
Figure 4-8. Measured (upper) Q, and (lower) inductance of a one-turn inductor on TSI ($T_{METAL}=20\mu$ m, w=50 μ m, d _{out} =500 μ m, \rho=100 Ω .cm)
Figure 4-9. Measured Q of a 0.9nH inductor on TSI ($T_{METAL}=20\mu M$, w=60 μM , $D_{OUT}=600\mu M$, trench depth=70 μM)
Figure 4-10. Measured (upper) Q and (lower) L of a one-turn inductor on 100 μm deep Avatrel refilled Trenched Si (w=60 μm , d_{out}=600 μm , \rho=10-20 Ω .cm) 51
FIGURE 4-11. COMPARISON BETWEEN MEASURED Q OF A 0.9NH INDUCTOR FABRICATED ON OI AND AVATREL REFILLED TSI
Figure 4-12. Measure Q of a 0.8nH inductor on 90µm deep Avatrel refilled TSI
Figure 4-13. Measure Q of a 0.8nH inductor on 50 μ m deep Avatrel refilled TSI coated with 20 μ m thick Avatrel layer. 53
Figure 4-14. Cross-section SEM view of a TSI filled with Avatrel, and coated with a 20μ m thick layer of Avatrel and 4μ m thick layer of PECVD SiO ₂ 54
Figure 4-15. Extracted de-embedded Q of a 1nH inductor on 70 μ m deep TSI (w=60 μ m, d _{out} =600 μ m, \rho=100 Ω .cm)
Figure 4-16. De-embedded Q of a 1nH inductor on 90 μ m deep Avatrel refilled trenched Si (w=60 μ m, d _{out} =600 μ m, \rho=10 Ω .cm)
Figure 4-17. Measured Q of a 0.9nH inductor on a 20μm thick SiO ₂ coated Si substrate (w=50μm, d _{out} =50μm)

Figure 4-18. Simulated and measured Q of a 0.9nH inductor on $20\mu m$ thick SiO ₂ coated 10Ω .cm Si substrate
Figure 4-19. Measured Q of a 1nH on 20μ m thick SiO ₂ coated 10 Ω .cm Si substrate
Figure 4-20. Measured Q of a 1nH inductor on 70μ m deep TSI, 20μ m thick PECVD SiO ₂ coated Si, and 90μ m deep Avatrel refilled trenched Si substrate 58
Figure 4-21. Measured Q of a 1.1nH inductor on TSI ($T_{METAL1}=1.5\mu M$, $N=1.5$, $W=40\mu M$, $S=20\mu M$, and $D_{OUT}=300\mu M$)
Figure 4-22. Measured Q of a 1.3nH inductor on TSI ($T_{\text{metall}}=1.5\mu$ m, n=1.5, w=30 μ m, s=20 μ m, and d _{out} =300 μ m)
Figure 4-23. (Left) Measured Q of a 1.2nH inductor on 20μm thick PECVD SiO ₂ , (Right) SEM picture of this inductor (T _{metal1} =1.5μm, n=1.5, w=30μm, s=20μm, and d _{out} =300μm)
FIGURE 4-24. (UPPER) MEASURED Q OF A 3.3NH INDUCTOR ON 20μM THICK PECVD SIO ₂ , (LOWER) SEM PICTURE OF THE INDUCTOR (T _{METAL1} =1.5μM, N=2.5, W=20μM, S=20μM, AND D _{OUT} =400μM)
Figure 4-25. Measured and modeled Q vs. frequency of a 1.04nH inductor on TSI
FIGURE 4-26. (A) EXTRACTED $Q_{\text{SUBSTRATE}}$, and (B) Q_{METAL} of a 1.04nH inductor on TSI. 62
FIGURE 4-27. MODELED (A) METAL RESISTANCE, AND (B) SUBSTRATE RESISTANCE OF THE INDUCTOR SHOWN IN FIG. 4-25
Figure 4-28. Measured and modeled Q vs. frequency of a 0.9nH inductor on OI
Figure 5-1. Cross-section SEM view of a 90μ m deep TSI coated with a 18μ m thick layer of low-K dielectric
FIGURE 5-2. SNAP-SHOT OF A FOUR-TURN INDUCTOR MASK WITH TRENCHES PERPENDICULAR TO THE METAL TRACE

SUMMARY

This thesis reports on a new implementation of high quality factor (Q) copper (Cu) inductors on CMOS-grade (10-20 Ω .cm) silicon (Si) substrates using a fully CMOS-compatible process. A low-temperature (<300°C) fabrication sequence is employed to reduce the loss of Si wafers at RF frequencies by trenching the Si substrate. The high aspect-ratio (30:1) trenches are subsequently bridged over or refilled with a low-loss material to close the open areas and to create a rigid low-loss island (Trenched Si Island) on which the inductors can be fabricated. The method reported here does not require air suspension of the inductors, resulting in mechanically-robust structures that are compatible with any packaging technology. The metal loss of inductors is reduced by electroplating thick (~20µm) Cu layer.

Fabricated inductors are characterized and modeled from S-parameter measurement. Measurement results are in good agreement with SONNET electromagnetic simulations. A one-turn 0.8nH Cu inductor fabricated on a Trenched Silicon Island (*TSI*) exhibits high Q of 71 at 8.75 GHz. Whereas, the identical inductor fabricated on a 20µm thick silicon dioxide (SiO₂) coated standard Si substrate has a maximum Q of 41 at 1.95GHz. Comparing the Q of inductors on *TSI* with that of other micromachined Si substrates reveals the significant effect of trenching the Si in reduction of the substrate loss. This thesis outlines the design, fabrication, characterization and modeling of spiral type Cu inductors on the *TSI*'s.

CHAPTER I

INTRODUCTION AND MOTIVATION

With the rapid growth of the wireless communication market, silicon technology has matured to meet the demand for low-cost, high performance, and high level of integration. High-Q integrated inductors can improve the performance and integrationlevel of radio frequency (RF) integrated circuits (IC) while reducing their power consumption and cost. Inductors are vastly used in voltage controlled oscillators (VCO), low noise amplifiers (LNA), power amplifiers (PA), mixers, filters and matching networks. However, on-chip inductors in commercially available CMOS processes exhibit poor Q's (<15) due to the high-frequency loss of standard Si substrate and ohmic loss of thin metal layers [1]. While metal loss can be reduced by using thick highconductivity metals, the loss of Si substrate has remained the major barrier in reaching Q's comparable to that of off-chip inductors.

Common techniques employed to reduce the metal loss in inductors include the use of high conductivity metal layers [2], in particular, electroplating thick Cu layer [3, 4]; utilizing multi-level metal interconnects to increase the effective thickness of inductor, and series connection of multi-layer inductors in vertical direction to reduce area [5-10]. A 2.88-nH inductor is described in [2] that has a measured Q of 12.1 at 3.3 GHz in Si bipolar process using thick gold metal and high resistivity silicon wafer (150~200 Ω .cm). In [5-10], the approach is to increase the effective thickness of the spiral inductor and simultaneously reduce the inductor area by shunting spiral inductors in adjacent levels.

The highest reported *Q*'s using this technique are 9.3 at 4GHz for a 1.95nH inductor with a self-resonance frequency of 20GHz [5] and 13.1 at 5.65GHz with inductance of about 5nH [8]. The major draw back of using multi-layer metal is simultaneous increase of the parasitic capacitance introduced between the layers. Nonetheless, the most effective way of reducing the metal loss is through electroplating a thick layer of high conductivity metal (e.g., Cu).

Micromachining techniques have been utilized to reduce the substrate loss and increase the Q. Previously reported techniques include the use of thick isolating oxide layer [11, 12], use of porous silicon to increase the substrate resistance [13, 14], suspension of the inductors [15-17], use of 3-D structures such as toroids and self assembled solenoids [18-20], and use of thick low-K dielectrics [21, 22]. Approaches taken to reduce the substrate loss can be divided in to two major categories: Reducing the loss of Si itself (e.g., oxidizing the Si), or suppressing the effect of lossy Si substrate on the inductor. In [21, 22], the substrate loss is suppressed by using a thick BCB layer. The use of thin low-K dielectric materials alone is not sufficient to effectively reduce the substrate loss. Using suspended inductors, the highest reported Q is 70 at 6GHz for an inductance value of 1.38nH [16]. However, suspension may cause susceptibility to shock and vibrations and can complicate die packaging. Quality factor of 3-D and suspended inductors also drops because of the encapsulating material used for packaging [23]. No work has been done to reduce the loss of Si substrate through a low-temperature CMOS-compatible process. Silicon gets oxidized at more than 1000°C and the process of making porous Si is not CMOS compatible.

In [24], the Si loss is reduced by making deep high-aspect ratio trenches into the Si and subsequently oxidizing the Si left in-between the trenches at 1100°C. Although this technique has a significant effect on the reduction of Si loss, the high processing-temperature makes it unsuitable for post-CMOS processing. On the other hand, oxidizing the remained Si is neither necessary to reduce the substrate loss nor it is required to seal the open areas. In fact, trenches can be bridged over by depositing a thin layer of SiO₂ at 300°C. Making trenches in the substrate reduces the substrate loss through disrupting the path of current flowing in the bulk of Si at high frequencies.

In this thesis, we have investigated the effect of trenching the Si on the inductor's quality factor. The height and width of the trenches as well as the area of the Trenched Si Islands are characterized by fabricating several spiral type inductors on *TSI*. Metal loss in the inductors is reduced by electroplating thick (~20 μ m) Cu layer. Quality factor of the inductors on *TSI* is compared to the *Q*'s of identical inductors on other types of micromachined substrates including Oxide Islands. A 0.8nH Cu inductor fabricated on *TSI* exhibits high *Q* of 71 at 8.75 GHz [26], while the maximum *Q* of the same inductor on 20 μ m thick SiO₂ is only 41 at 1.95GHz. Comparison of *Q*'s shows the remarkable effect of trenching the Si on improving the performance of the inductors at RF frequencies.

This thesis is organized into five chapters. Chapter 1 provides literature review, introducing a new technique to reduce the substrate loss as the motivation behind this work. Chapter 2 reviews the physical model of planar spiral inductors on Si substrate. This chapter discusses their design and optimization, outlining the technique of reducing the Si loss by making trenches in the substrate. Chapter 3 describes the high-Q Cu inductors on Trenched Si Islands fabrication process. Chapter 4 presents the measured and characterization results of the high-Q inductors, and provides discussion of these results. Finally, chapter 5 concludes the thesis and provides suggestions on future research direction.

CHAPTER II

DESIGN AND SIMULATION

2.1. Inductor Physical Model

Figure 2-1 shows the layout of a planar micromachined spiral inductor [26]. The first metal layer, the routing layer, is sandwiched between two insulating layers. In this work, silicon dioxide is used as the insulation layer. In order to efficiently identify the optimal inductor layout and account for its parasitic in circuit simulations, an accurate equivalent model is required. A few equivalent electrical models for spiral inductors are available that describe the inductor behavior in a wide range of frequencies [27-34]. The simplest model is shown in Fig. 2-2, where L_s represents the inductance of the spiral and is computed using either of the equations discussed in section 2.2.2.



Figure 2-1. Layout of a micromachined planar spiral inductor.

The resistance of the two metal layers is expressed by R_s . An approximate formula for R_s is shown in Fig. 2-2, taking into account the skin depth of the conductor with finite thickness and current distribution in an isolated strip conductor [35]. The overlap between the metal layers allows direct capacitive coupling between the two terminals of the inductor. This feed-through path is modeled by the series capacitance; C_s . C_{ox} models the silicon dioxide capacitance between the spiral turns and the silicon substrate. C_{si} and R_{si} model the capacitance and resistance of the Si substrate, respectively [28]. C_{sub} and G_{sub} are properties of the Si substrate and are extracted from measured data.



Figure 2-2. The electrical model of an on-chip spiral inductor (*l*=overall length of the inductor, w=line width, t_{ox} =SiO₂ thickness between 2nd metal layer and substrate, εox =SiO₂ permittivity, n= number of crossover between the two metal layers, $t_{ox M1-M2}$ =SiO₂ thickness between the metal layers, δ =metal skin depth, t=metal thickness, ρ =metal resistivity, μ =metal permeability, C_{sub} =substrate capacitance per unit area, G_{sub} = substrate conductance per unit area, f=operation frequency).

A more accurate model also includes the effect of the electromagnetic coupling between the substrate and the metal turns [29].

2.2 Inductor Model Parameter Extraction

2.2.1 Series Resistance

The current density in a conductor strip is uniform at dc. However, as frequency increases, the current density becomes non-uniform due to the formation of eddy currents. The eddy current effect occurs when a conductor is subjected to time-varying magnetic fields and is governed by Faraday's law [36, 37]. Eddy current manifest itself as skin and proximity effects. According to the Lenz's law, eddy currents produce their own magnetic fields to oppose the original field. In the case of the skin effect, the timevarying magnetic field due to the current flow in a conductor induces eddy currents in the conductor itself. The proximity effect takes place when a conductor is under the influence of a time-varying field produced by a nearby conductor carrying a time-varying current. In this case, eddy current is induced whether or not the first conductor carries current. If the first conductor does carry a time-varying current, then the skin-effect eddy current and the proximity-effect eddy current superpose to form the total eddy current distribution. Regardless of the induction mechanism, eddy currents reduce the net current flow in the conductor and hence increase the ac resistance. Since a spiral inductor is a multi-conductor structure, eddy currents are caused by both proximity and skin effects.

The distribution of eddy currents depends on the geometry of the conductor and its orientation with respect to the imposing time-varying magnetic field. The most critical parameter presenting the skin effect is the skin depth. The skin depth is also known as the "depth of penetration" since it describes the degree by which the electromagnetic field

penetrates into the thickness of a conductor at high frequencies. The severity of the skin effect is determined by the ratio of skin depth to the conductor thickness. The eddy current effect is negligible only if the depth of penetration is much greater than the conductor thickness (e.g., at frequencies close to dc).

Current distribution in a conductor is strongly dependent on the location of the ground plane. In case of the isolated conductor, at low frequencies where the skin depth is in the order of the strip thickness, the current distribution is almost uniform across the thickness of the conductor. If this condition is satisfied, the ac resistance of the conductor per unit length can be calculated from:

$$R_{ac_{f->0}} = R_{dc} = \frac{1}{\sigma wt} \qquad t \le 2\delta \qquad \qquad Eq. \ 2-1$$

where σ is the metal conductivity, and *w* and *t* are the conductor width and thickness, respectively.

At high frequencies however, when the skin depth is much smaller than the strip thickness (say t>4 δ), a nearly exponential penetration of the electric field distribution in the conductor can be observed. This behavior of the current distribution is used to find the approximate formula for the ac resistance of an isolated strip [35].

$$R_{ac_{f->0}} = k \frac{l}{2\sigma\delta(w+t)} \qquad t \ge 4\delta \qquad \qquad Eq. \ 2-2$$

where *l*, *w* and *t* are the conductor length, width and thickness, respectively. σ is the conductivity of the strip, and δ is the metal skin depth. *k* is the correction factor, which depends on *w* and *t*.

On the other hand, for a microstrip line with large w/h ratio, current recedes to the bottom surface of the conductor [38-41]. The w and h are the width of the conductor and the thickness of the substrate (distance of the inductor structure to the ground plane), respectively. The current distribution is otherwise almost uniform across the height of the conductor. Figure 2-3 compares the current density distribution for two extreme cases of w/h ratio. For microstrip conductors at high frequencies the effective thickness can then be approximated by

$$t_{eff} = \delta.(1 - e^{-t/\delta}) \qquad \qquad Eq. \ 2-3$$

And as a result, the series resistance, R_s , can be expressed as

$$R_s = \frac{\rho . l}{w . t_{eff}}$$
 Eq. 2-4

Based on Eq. 2-4, resistance of a microstrip line does not decrease by increasing it's thickness in excess of 5×skin depth. On the contrary, having an isolated strip structure for the inductor allows reduction of the series resistance by increasing the thickness of the conductor, even in excess of 5×skin depth.



Figure 2-3. Effective area of current flow at high frequencies where (a) w/h $\rightarrow 0$ *and (b)* w/h $\rightarrow \infty$.

To take advantage of this phenomenon, inductor structures used in this thesis are coplanar with distant ground, knowing that coplanar structures with distant ground behave like isolated strips. Therefore, the equivalent series resistance can be calculated from:

$$R_s = \sqrt{\left(\frac{l}{\sigma wt}\right)^2 + \left(\frac{kl}{2\sigma\delta(w+t)}\right)^2} \qquad Eq. 2-5$$

SONNET simulation results also confirm that for coplanar structures with distant ground, current also flows on the top surface of the conductor. The verification of this fact is shown in Fig. 2-4 (red color shows the highest current density). At 10GHz the current is confined closer to the metal walls, showing the effect of the skin depth.



Figure 2-4. Current density of a 1.5-turn inductor at 1 GHz and 10 GHz (a) at the bottom surface of metal, (b) at half the thickness of metal, and (c) at the top surface of metal.

2.2.2 Series Inductance

Many equations have been established to calculate the total inductance of a spiral inductor, based either on the Greenhouse theory or on the experimental results. Table 2-1 summarizes some of the proposed formulas. Greenhouse considers an n-turn rectangular spiral inductor as a set of 4n straight segments. The overall inductance of this inductor can be calculated by adding up the self-inductance of each straight segment and the mutual inductance between each two parallel segments [34]. Mohan's equation is based on experimental results and contains most geometrical features of the inductors [42]. This equation is verified by SONNET simulations and is used in this thesis. Figure 2-5 compares the inductance predicted by Mohan's equation with SONNET simulation results for 5 different inductors at the frequency of peak Q. The maximum inductance deviation is less than 20%.



Figure 2-5. Mohan's predicted inductance vs. SONNET simulation results for 5 different inductors.

Voorman	$L_{Voo} = 10^{-3} n^2 d_{avg}$
Dill	$L_{dill} = 8.5 \times 10^{-4} n^{5/3} d_{avg}$
Bryan	$L_{bry} = 2.41 \times 10^{-3} n^{5/3} d_{avg} \log \frac{4}{\rho}$
Ronkanien	$L_{ron} = 1.5 \times \mu_0 n^2 e^{-3.7(n-1)(w+s)/d_{out}}$
Crols	$L_{cro} = 1.3 \times 10^{-4} \left(\frac{d_{out}^3}{w^2}\right) \eta_a^{5/3} \eta_w^{1/4}, \eta_a = \frac{metal area}{total area}, \ \eta_w = \frac{w}{w+s}$
Terman	$L = 0.0467sn^{2} \{ \log[2s^{2}/(t+w)] - \log 2.414s \} +$
	$0.02032n^2 \{ 0.914 + [0.2235(t+w)/s \}$
Expanded	$L_{_T} = L_{_0} + M_{_+} - M_{}, \qquad L_{_0} = \sum L_{_X}$
house)	$L_x = 2l_x \{ \ln[2l_x / (w+t)] + 0.50049 + [(w+t)/3l_x] \}$
Mohan's Empirical	$L(nH) = \beta d_o^{\alpha_1} w^{\alpha_2} d_{avg}^{\alpha_3} n^{\alpha_4} s^{\alpha_5}$
expression	$\beta = 0.00162, \ \{\alpha_i\}_{i=1}^5 = \{-1.21, -0.417, 2.40, 1.78, -0.03\}$
t: conductor thickness, w: conductor width, s: line-line spacing, n: number of turns, l_x :	
length of each segment, M_+ and M :positive and negative mutual $dddd_+d$	
inductances, $\rho = \frac{d_{out} + d_{in}}{d_{out} + d_{in}}, \ d_{avg} = \frac{d_{out} + d_{in}}{2}$	

2.2.3 Series Capacitance and Substrate Parasitics

As it was previously mentioned, C_s represents the feed-through effect as well as the sidewall parasitic capacitances. The contribution of sidewall parasitic is negligible due to the insignificant voltage difference between the two adjacent strips, and C_s can be calculated from:

$$C_{s} = \frac{\varepsilon_{dielectric} A_{overlap}}{d} = n.w^{2} \frac{\varepsilon_{ox}}{t_{oxM1-M2}}$$
 Eq. 2-6

The high frequency loss of Si substrate is represented in C_{si} and R_{si} . Specifically, R_{si} is originated from the creation of eddy currents in the low resistivity Si substrate and C_{si} models the high frequency capacitive effect occurring in the semi-conductors. To extract the substrate characteristic, dummy structures should be included on the substrate. Assume a rectangular dummy pad to have a measured impedance of Z_{pad} . R_{si} and C_{si} can be approximated by:

$$Z_{pad} = R_{pad} + \frac{1}{j\omega C_{pad}} \qquad Eq. 2-7$$

$$R_{Si} = R_{pad} \times \frac{pad \, area}{total \, inductor \, area} \qquad Eq. \, 2-8$$

$$C_{Si} = C_{pad} \times \frac{\text{total inductor area}}{pad \text{ area}}$$
 Eq. 2-9

2.2.4 Spiral Inductor Quality Factor

The general expression for the quality factor is:

$$Q = \frac{energy \ stored}{energy \ lost} \qquad Eq. \ 2-10$$

For inductors, the only desirable source of storing energy is magnetic field and hence any source of storing electric energy such as capacitances is considered as a parasitic. As a result, Q of an inductor can be simplified as follow:

$$Q = 2\pi \frac{peak \text{ magnetic energy} - peak \text{ electric energy}}{Energy \text{ dissipated per cycle of oscillation}}$$
Eq. 2-11

The frequency at which the peaks of electric and magnetic energies are equal is called the self-resonance frequency (*SRF*). Quality factor becomes zero at *SRF*. At frequencies higher than *SRF*, the inductor does not behave as an inductor anymore. There are two separated-source of energy dissipation in an inductor:

I. Metal loss:

This loss is due to the finite conductivity of the metal conductors together with the skin and proximity effects presented at high frequencies. R_s in the equivalent circuit model represents the metal loss.

II. Substrate loss:

At RF frequencies, induced currents in the Si substrate limit the Q by converting the electromagnetic energy into heat. Equations 2-12 and 2-13 show components of the induced current in the substrate at the presence of electromagnetic fields [45].

$$\nabla \times H = j\omega\varepsilon' E + \omega\varepsilon' \tan \delta E + \sigma E \qquad \qquad Eq. \ 2-12$$

$$\nabla \times E = -j\omega\mu H, \quad J = \sigma E$$
 Eq. 2-13

where σ and $tan\delta$ represent the substrate conductivity and loss tangent, respectively; ω is the angular frequency, ε' and ε'' are the real and imaginary part of the substrate permittivity and μ is the permeability. For low-resistivity substrates such as CMOS-grade Si, the electrically-induced current (σE) dominates over the dipole loss ($\omega \varepsilon' tan\delta E$). However, for high-resistivity substrates the dipole loss is the determining loss mechanism. At higher frequencies, creation of the magnetically induced eddy current in low-resistivity substrates (Eq.2-13) also limits Q.

These two sources of loss are independent and the unloaded Q can be expressed by [43]:

$$\frac{1}{Q} = \frac{1}{Q_{substrate}} + \frac{1}{Q_{metal}}$$
 Eq. 2-14

where $Q_{substrate}$ and Q_{metal} represent the substrate loss and the ohmic loss of metal strips, respectively. At very low frequencies, the DC series resistance of the metal layers is the dominant mechanism for determining the Q. At higher frequencies, skin effect and proximity effects reduce the effective area of current flow and thus further limits the Q. At even higher frequencies, loss mechanisms present in the substrate settles the lower limit on the Q.

To investigate the validation of Eq.2-14 and to better understand the contribution of each loss-mechanism in Q, SONNET simulations were carried out. Two sets of simulation were performed to study the effect of each source of loss. Metal loss was determined by assuming that the inductor is elevated in vacuum. On the other hand, the substrate loss was considered by using ideal metal conductors. Figure 2-6 illustrates the SONNET simulation results. As can be seen, metal loss is the dominant loss mechanism at low frequencies, while the substrate loss sets the lower limit on the Q at higher frequencies.

To obtain high-Q inductors, the effect of both the substrate and the metal loss has been effectively suppressed.



Figure 2-6. (Left) Quality factor vs. frequency for a one-turn spiral inductor and (right) Comparison of the calculated Q (by Eq.2-14) and simulated Q ($d_{out}=500 \mu m$ w=50 μm , and $t_{metal}=15 \mu m$. $\rho=10\Omega.cm$).

2.3 Trenched Si Island for Reduced Substrate Loss

The substrate loss is reduced by trenching the Si. As it was mentioned earlier, the creation of currents in the bulk of Si substrate reduces the $Q_{substrate}$. Disrupting the path of current by slicing the substrate with deep high-aspect-ratio trenches reduces the substrate effective permittivity and conductivity, which in turn reduces the electrically- and magnetically-induced currents as well as the dipole loss. The trenches are made underneath the inductors to create an island of low-loss substrate (Trenched Si Island). Two low-temperature approaches are taken to create a rigid and smooth substrate by covering the trenched areas. These approaches include refilling the trenches with a low-loss dielectric material and bridging-over the trenches with a PECVD dielectric layer. Chapter 3 will fully elaborate on the technique taken to reduce the substrate loss.

2.4 Thick electroplated Cu for Reduced Metal Loss

In this work, metal loss is reduced by electroplating thick Cu (~20 μ m) and eliminating the effect of ground plane by increasing the signal to ground distance in the inductor layout. The thickness of routing metal (first metal) and the insulating SiO₂ layers are said by processing constrains. To alleviate the effect of routing layer on the overall *Q*, the length of this layer must be kept as short as possible.

2.5 Optimization of the inductor physical dimensions

In order to obtain the highest possible Q for inductors fabricated on Trenched Si Islands (*TSI*), all physical dimensions of inductor are optimized using SONNET simulation tool. To find the optimized value of each parameter, all other parameters are kept constant. The optimized parameters are:

- 1) Metal thickness
- 2) Trench depth
- 3) Number of turns
- 4) Trenched island area
- 5) Outer diameter
- 6) Metal width
- 7) Metal spacing
- 8) Shape of the inductor (round/rectangular/octagon)
- 9) Position of the ground plane

2.5.1 Metal Thickness

SONNET calculates the total surface impedance, impedance per unit area, of a thick metal by [41]:

$$Z_{s} = \frac{(1+j)\rho}{1-e^{\frac{(1+j)t}{N\delta}}}$$
 Eq. 2-15

where ρ is the metal resistivity, δ is the skin depth, t is the metal thickness and N is the number of conductor sheets that SONNET requires to estimate the thickness of the metal. By increasing t, surface resistance drops exponentially and therefore Q increases. Figure 2-7 illustrates the dependency of the Q on the metal thickness. Simulation results confirm the Q improvement with metal thickness in excess of $5 \times \delta$.



Figure 2-7. Q vs. metal thickness using SONNET thick metal model. N=20 for 26µm thick inductor and N=5 for 6µm metal.

2.5.2 Trench Depth

Optimum value for the trench depth cannot be obtained by SONNET simulation tool as it is computationally intensive. To have an estimate of the required trench depth, simulations were done assuming the substrate is covered with a thick oxide layer. SONNET simulations indicate an increase in the inductor Q with oxide thickness up to 50µm for a 2.9nH inductor (Fig. 2-8). The optimum value of the trench depth could be close to 50µm but needs to be obtained experimentally.



Figure 2-8. Q vs. oxide thickness ($t=4\mu m$, $w=40\mu m$, $s=10\mu m$, $d_{out}=400\mu m$ L=2.9nH).

2.5.3 Number of Turns

Increasing the number of turns results in smaller outer diameter for a specific inductance value. Accordingly, the inner diameter of the inductor reduces. Since the magnetic field is maximum at the center of the spiral inductor, the unwanted substrate current density is

high near the center of the inductor. This induced current in the substrate will cause a reverse current to flow in the inner most conductors, resulting in an increase in the series resistance and decreases in the Q [27]. Figure 2-9 demonstrates the validation of the above argument.



Figure 2-9. Q vs. Number of turns (f=2.4GHz, L=2.9nH, $s=5\mu m$ and $w=20\mu m$, $t=6.75\mu m$).

In our case, where the first metal layer is thin, one-turn inductors exhibit higher Q compared to the multi-turn inductors of the same inductance value.

2.5.4 Trenched Island Area

SONNET cannot be used to optimize for the minimum required trenched area due to a bug in the tool. The minimum required trenched area must be attained experimentally.

2.5.5 Outer Diameter

Smaller-size inductors have smaller substrate parasitic capacitance and thus higher selfresonance frequency. Increasing the outer diameter increases the series resistance and inductance. Since the inductance and resistance values increase at the same rate, the peak Q remains almost constant. Figure 2-10 show the shift in the frequency of peak Q versus frequency as the outer diameter of a one-turn spiral inductor changes. For a better comparison, frequency of peak Q is sketched versus d_{out} in Fig. 2-11. Maximum Q occurs at lower frequency as the outer diameter increases [46].



Figure 2-10. Q vs. frequency for a one-turn inductor with various d_{out} (w=40µm).



Figure 2-11. Frequency of peak Q vs. $d_{out.}$ for one turn inductors with w=40 μ m.

2.5.6 Metal Width

Variation of the conductor width (w) affects the Q in several ways. The primary consequence of increasing w is reduction of the conductor's series resistance. On the other hand, increasing the conductor width has a negative effect on the Q due to the simultaneous enlargement of the substrate parasitic capacitance. Metal width has an optimum value that must be designed for each specific inductor. Figure 2-12 shows the change in Q as a function of w for two different inductors.

Another consequence of increasing the metal width is reduction of the *SRF* given that the substrate capacitance increases accordingly.



Figure 2-12. Q vs. conductor width for (a) one-turn 1nH inductors (b) 2.9nH inductors ($s=5\mu m$ and n=2), and (c) 2.9nH inductors ($s=5\mu m$ and n=3).

2.5.7 Metal Spacing

When working at low frequencies, minimum possible spacing determined by lithography resolution is favored to maximize the magnetic coupling (Eq. 2-16).

$$2s_{\min} = 3\sqrt{\lambda(g + \frac{1}{2}z)}$$
 Eq. 2-16

where s_{min} is the minimum feature size, λ is the light wavelength, g is the gap between the mask and the substrate and z is the thickness of the photoresist. At high frequencies proximity effects and magnetic coupling favor a larger value of spacing [27]. At 2.4 GHz two sets of inductors with two and three number of turns were simulated. The results are shown in Fig. 2-13.



Figure 2-13. Q vs. separation for 2.9nH inductors with (a) $w=10\mu m$, n=3 and (b) $w=40\mu m$, n=2.
2.5.8 Shape of the Inductor (Round/Rectangular/Round-edge)

Current crowding at the sharp edges of the conductor reduces the effective width and increases the metal loss. Round spiral inductors exhibit higher Q compared to the rectangular inductors due to the reduced current crowding effect. For the same reason, rectangular inductors with round edges show an improved Q compared to inductors with sharp edges. Q of a round inductor is about 25% better compared to its rectangular counter part (Fig. 2-14).



Figure 2-14. Q vs. frequency \blacksquare - \blacksquare round spiral and \blacklozenge - \blacklozenge rectangular spiral (s=50 μ m, $w=50 \mu$ m, $d_{out}=500 \mu$ m and n=1).

Rectangular inductors have a slightly higher inductance than round inductors with same physical dimensions. In Fig. 2-14 for instance, L=0.96nH at 0.5 GHz for the rectangular and L=0.90nH for the round inductor.

2.5.9 Position and Shape of the Ground Plane

Coplanar ground plane has less effect on the current distribution in the signal line compared to the ground plane underneath the inductor even when the ground plane is patterned. To minimize the effect of ground plane, the signal to ground distant must be increased. In this work, the distance of the coplanar ground to the closest conductor is kept at 500µm.

CHAPTER III

FABRICATION

3.1. Process Flow

Figure 3-1 shows the fabrication process flow for the Cu inductors on Trenched Si Islands. The substrate is CMOS grade Si with resistivity of $10-20\Omega$.cm.



Figure 3-1. Schematic of the process flow.

The fabrication process has four masks. First, deep high-aspect-ratio (30:1) trenches are etched in the Si substrate using the Bosch process in the STS ICP tool.

The standard factory recipe was modified to reduce the anisotropy of the Bosch process in order to further decrease the substrate loss. The etch recipe in the STS ICP is shown in Table 3-1. The etch time is increased from 10sec to 11sec while the passivation time is decreased to 7sec (from 8sec) to increase the undercut.

Table 3-1. Recipe to etch trenches in the STS ICP system.

Passivation	Etch time (sec)	Pressure	RF Platten	RF Generation
time (sec)		(mTorr)	power (watts)	power (watts)
7	11	8	12	600

A 2-3 μ m thick PECVD SiO₂ layer is then deposited at 300°C to cover the openings and lower the substrate parasitic capacitances. The PECVD silicon dioxide deposition is nonuniform and therefore the deposited SiO₂ bridges over the openings. The detailed recipe used in the UNAXIS PECVD system is shown in Table 3-2. The deposition rate is about 0.66 μ m/min.

Table 3-2. Recipe to deposit SiO_2 in the UNAXIS PECVD tool.

Temperature	Pressure	N ₂ O	He	SiH ₄	RF power	DC
(°C)	(mTorr)	pressure	pressure	pressure	(watts)	power
		(sccm)	(sccm)	(sccm)		(watts)
300	950	500	560	500	65	22

Figure 3-2 shows the cross-section SEM view of a 90 μ m deep *TSI*. The etch time of the trenches is 1hour and the required deposition time for PECVD SiO₂ layer is 45min. As it is shown in this figure, width of the Si bars is less than width of the trenches, due to the isotropic etching of the Si.

The first metal layer is subsequently formed by evaporation and patterning of a $2\mu m$ thick Chromium (Cr) -Cu-Cr layer. CVC E-beam evaporator was used for this purpose. The deposition rates of Cr and Cu are $3A^{\circ}$ /sec and $6A^{\circ}$ /sec, respectively. Chromium layer of $300A^{\circ}$ thick was used as the adhesion layer between Cu and SiO₂ since copper has a very poor adhesion to SiO₂.



Figure 3-2. Cross-section SEM of a 90µm deep TSI.

To isolate the two metal layers, a 2μ m thick PECVD SiO₂ is deposited at 300°C using the same recipe given in Table 3-2. Vias are subsequently opened using Plasma therm ICP system. The ICP etch process temperature is 60°C. The recipe used in the Plasma-therm ICP system to anisotropically etch the SiO₂ layer is given in Table 3-3. The etching rate is about 0.13 μ m/min using this recipe.

Table 3-3. Dry etch recipe of SiO_2 in Plasma-therm ICP system.

RF1 power	RF2 power	Pressure	H ₂ flow rate	CF ₄ flow rate
100W	250W	5mTorr	2sccm	20sccm

A 300A°-1000A° seed layer of Cr-Cu is then sputter-deposited, followed by spin-coating and patterning of the electroplating mold. Thick NR4-8000P negative-tone photoresist from Futurrex Inc. has been used for this purpose, which produces high-aspect-ratio (4.5:1) and straight-sidewall columns as shown in Fig. 3-3 [47].



Figure 3-3. SEM pictures of (a) a $17\mu m$ thick NR4-8000P used as the electroplating mold; (b) close-up view of the straight photoresist side-walls, and (c) high aspect-ratio (30:8) photoresist column.

Next, thick layer of Cu is electroplated in an electroplating tank. The electroplating current should be about 25mA/cm² in order to have fine Cu grids [48]. The electroplating solution was prepared by mixing the chemicals shown in Table 3-4 in the vertical order. To enhance the Cu grid size and the electroplating rate, the electrolyte is agitated by nitrogen gas bubbles (Fig.3-4). After electroplating for a period of time, the solution level in the electroplating bath goes down and the surface of electroplated Cu layer becomes

rough (the Cu is not shinny anymore). By adding 10ml of Brightener and 10ml of Carrier (both from Techni PC 75) and sufficient amount of DI water this problem would be fixed.

Table 3-4. Electroplating solution, the chemical should be mixed in the order presented.

Component	To make 20 liters
DI water	15.8 liter
Copper sulfate (CuSO4:5H ₂ O)	1.5kg
51% sulfuric acid (H_2SO_4)	4 liter
PC 75 Brightener	0.1 liter
PC 75 Carrier	0.1 liter

The required electroplating current flow in this case is 800mA and the electroplating rate is 0.25μ m/min. After electroplating, the photoresist and the seed layer are removed. The photoresist is removed in Acetone and the solution used to remove the Cr layer is described in section 3.3.3. The thin Cu seed-layer is finally removed in a dilute mixture of H₂SO₄:H₂O₂ (1:1).



Figure 3-4. Picture of the electroplating tank, showing the electroplating set-up.

Figure 3-5 shows SEM picture of a one-turn rectangular inductor on *TSI*. The Cu trace is separated from the substrate during the cleaving process. Figure 3-6 shows SEM picture of a one-turn round inductor on 60µm deep *TSI*.



Figure 3-5. SEM picture of a one-turn inductor on top of TSI ($w=40\mu m$, $d_{out}=860\mu m$, $t_{metal}=26\mu m$, Q=45).



Figure 3-6. SEM picture of a one-turn round inductor on TSI with a close-up view of the thick electroplated Cu ($w=50\mu m$, $d_{out}=500\mu m$, $t_{metal}=20\mu m$, trench depth= $60\mu m$, Q=71).

To evaluate the effectiveness of *TSI* in reducing the substrate loss, similar inductors were also fabricated on thick SiO₂ islands (*OI*) created by thermal oxidation of silicon left in between the trenches (@ ~1100°C) [15, 24]. The SEM and microscope pictures of a three-turn spiral inductor on an *OI* are shown in Fig. 3-7.



Figure 3-7. SEM (left) and microscope (right) picture of a 3-turn round-edge inductor, $w=15\mu m$, $d_{out}=400\mu m$, $s=15\mu m$, $t_{metal}=8\mu m$.

3.2. Covering the Trenches

Two low-temperature approaches are adopted in this research to cover the trenches and create a rigid low-loss substrate on which the inductors can be firmly supported.

3.2.1 Silicon Dioxide Bridge-over

The main approach, as discussed in the fabrication process flow, is bridging over the open areas through deposition of a low loss-tangent PECVD dielectric layer (e.g., SiO₂).

The required film thickness to bridge over the open areas and create a smooth surface is in the order of the trench width. The width of the openings should be optimized for low substrate-loss and reasonable bridge-over film thickness. For a Trenched Si Island (*TSI*) with repeated trench width of 2μ m and Si width of 2μ m, the required PECVD SiO₂ thickness is about 3μ m. Figure 3-8 shows cross-section SEM view of a 50 μ m deep *TSI*. The opening width is 2μ m and the bridge-over SiO₂ layer is 2.7 μ m thick.



Figure 3-8. SEM picture of a 50µm deep Trenched Silicon Island (TSI)

Figure 3-9 demonstrates that the required SiO2 film thickness to bridge over a $2.5\mu m$ wide opening and to create a smooth surface (surface roughness of $0.3\mu m$) is about $3\mu m$.



Figure 3-9. Close – up view of the smooth surface of a TSI (surface roughness < 0.3 µm).

3.2.2. Avatrel Polymer Trench Refill

An alternative low-temperature approach is to refill the trenched areas with a low loss dielectric material. Avatrel 2000P polymer from Promerous Inc. has been selected for this purpose since it has a low dielectric permittivity compared to other dielectric materials [49]. Table 3-4 compares the loss-tangent and permittivity of Avatrel with two other low-K dielectrics commonly used as isolating layers.

Table 3-4. Comparison of electrical properties of Avatrel with BCB and polymide[49,50].

	Avatrel*	Polyimide	BCB
Moisture uptake, %	< 0.1	0.5-3	0.23
Permittivity (ε_r)	2.50	3.1-4.1	2.7
tan δ @ 1GHz	0.009	0.01-0.015	0.015

The recipe used to fill the trenches with spin-coating of Avatrel is as follow:

0	Spin speed:	3000rpm, 500rpm/sec for 40sec
0	Soft bake:	on hotplate at 110°C for 10min
0	Expose:	500mJ (100sec with lamp intensity of 5mJ/sec, I-line (wave length: 365nm))
0	Post Exposure Bake (PEB):	in oven at 100°C for 20min
		Followed by 60min in oven at 160°C

The resulting thickness of Avatrel on the non-trenched areas using this recipe is $20\mu m$. A $1\mu m$ thick SiO₂ layer is then deposited to enhance the adhesion of the first metal layer to the substrate. The deposition temperature is reduced to 160° C to avoid bubbling of the Avatrel layer. Other SiO₂ deposition parameters are as shown in Table 3-2. Figure 3-10 illustrates SEM picture of a $20\mu m$ thick layer of Avatrel on *TSI* after deposition of SiO₂ at 300° C, showing this deposition temperature results in bubbling of the Avatrel layer.



Figure 3-10. Flaking of Avatrel layer due to high-temperature processing (300 °C).

Figure 3-11 shows a 90 μ m deep *TSI* refilled by spin-coating of Avatrel polymer. The thickness of SiO₂ over-coat is 1 μ m and the SiO₂ deposition temperature is 160°C.



Figure 3-11. SEM picture of a 90µm deep TSI refilled by Avatrel polymer.

3.3. Process Issues

3.3.1. High Aspect-Ratio Si Etch

Width and depth of the trenches determine the required SiO_2 film thickness and the substrate loss, respectively. High-aspect-ratio trenches with opening-width in the range of 2-3µm are required to effectively reduce the substrate loss, while keeping the subsequent bridge-over SiO₂ film thickness practical. The highest achievable aspect-ratio determined by the STS ICP processing constrains is about 1:30. Deep trenches having this aspect

ratio (3:90) are very brittle and can be easily broken in the photo-resist stripper due to the capillary forces. Capillary forces result from trapped liquid that, due to Laplace pressure differences and surface tension forces produce an attractive force [51]. Solution to this problem is to dry etch (ash) the photoresist used as the mask right after the Si-etching step. Bridge-over SiO_2 layer provides a firm support for the trenches and solves this issue for the subsequent processing steps.

3.3.2. Electroplating Mold

The most critical step is patterning the electroplating mold. The electroplating mold should be thick with straight sidewalls. Negative-tone photoresists are more appropriate for this purpose as they have improved sidewall profile over positive-tone photoresists with same film thickness. The electroplating mold should also have a proper adhesion to the Cu seed-layer. Therefore, the photoresist used as the electroplating mold needs an extensive characterization. The NR-4 8000P photoresist employed in this research worked well using the following recipe:

0	Spin speed:	600rpm, 1500rpm/sec for 5sec		
		1200rpm, 500rpm/sec for 40sec		
0	Soft bake:	on hotplate at 80°C ramps to 110°C for 10min		
0	Expose:	360mJ (60sec with lamp intensity of 6mJ/sec, I-line (wave length: 365nm))		
0	Post Exposure Bake (PEB):	on hotplate at 80°C ramps to 100°C for 5min		
0	Develop:	in RD-6 resist developer for 3min		

This photoresist does not need to be hard-baked before electroplating to ensure its adhesion to the Cu seed-layer and thus the photoresist can be easily removed in Acetone after the electroplating step. Possible residues of the photoresist are removed in the acidic solutions used to etch the seed-layer afterward.

3.3.3 Chromium Etchant

Chromium is used as an adhesion promoter between Cu and SiO₂. Solvent used for etching the Cr seed layer, after the electroplating step, must have a good selectivity to Cu. A mixture of 10g Potassium Ferricyanide (K₃Fe(CN)₆), 10g Sodium Hydroxide (NaOH), and 100ml DI water was developed for this purpose [52]. This wet etchant worked well and provided an etch rate of approximately 500A°/min.

The detailed processing steps are included in the Appendix A.

CHAPTER IV

MEASUREMENT AND CHARACTERIZATION

Rectangular and circular type inductors of various dimensions were fabricated and tested on low-loss micromachined trenched Si substrates. On-wafer S-parameter measurements were carried out using an hp8517B vector network analyzer and ground-signal-ground Cascade micro-probes. The pad size used for on-wafer measurements is 100μ m×100 μ m with 150 μ m pitch. The pad-only characteristics were measured on the open pad structures. The pads parasitics were then de-embedded from the overall inductor characteristic by subtracting the Y-parameters of the pads from the Y-parameters of the embedded inductors [53]. The equivalent circuit model shown in Fig. 2-2 is used to extract the electrical parameters. For one-turn one-port inductors, the second port in the model was grounded. Inductance and Q are extracted using the following equations:

$$L = \frac{\operatorname{Im}(\frac{1}{Y_{11}})}{2 \times \pi \times f}$$

$$Eq. 4-1$$

$$Eq. 4-2$$

- /

$$Q = \frac{\text{Im}(1/I_{11})}{\text{Re}(1/Y_{11})}$$
Eq. 4-2

The dependency of Q on inductor physical parameters including oxide thickness, metal thickness, trench depth of TSI, and dielectric material have been extracted from the measured data.

4.1. Effect of TSI on *Q*

Figure 4-1 demonstrates the effectiveness of the Trenched Si Islands in increasing the Q. As it is shown in Fig. 4-1(b) the S₁₁-parameter of the inductor fabricated on 50µm deep *TSI* (low-temperature processing) is very close to the one fabricated on 50µm thick solid *OI* (high-temperature processing), and the inductor has a significant higher Q compared to when it is fabricated on a 4µm thick SiO₂-covered Si.





Figure 4-1. Comparison of (a) measured Q, and (b) S-parameter of inductors on OI, TSI and $4\mu m$ SiO₂-covered Si substrate. ($t_{metal}=25-30\mu m$, $w=60\mu m$, $d_{out}=825\mu m$).

At high frequencies, where the substrate loss is dominant, Q is improved significantly. From Fig. 4-1(a), it is also clear that the substrate loss has a considerable effect on the frequency of peak Q. To improve Q and increase the frequency of maximum Q, while keeping the process CMOS compatible, the depth of trenches should be increased.

4.2. Effect of Trench Depth

Figure 4-2 illustrates the role of the trench depth in reducing the substrate loss. The Q of a 1.07nH inductor on 40µm deep Trenched Si Island is 4× higher than the similar design (with identical metal thickness) fabricated on 10µm deep trenched-island ($Q_{40\mu m}$ =32 @2.4GHz, $Q_{10\mu m}$ =7.5 @2.4GHz).



Figure 4-2. Measured Q vs. frequency showing dependency of Q on trench depth. $(t_{metal}=15\mu m, w=60\mu m, d_{out}=833\mu m).$

Similar to the inductors fabricated on thick oxide islands, there is a saturation point for Q versus the trench depth. Quality factor does not increase by increasing the trench depth further than the saturation depth. Measured data indicate an increase in Q with trench depth up to 90µm. The saturation depth for inductors fabricated on *TSI* is more than the saturation thickness for inductors on *OI* and needs to be determined by fabrication.

4.3. Effect of Oxide Thickness

To identify the dependency of Q on the oxide thickness, identical inductors have been fabricated on

- 1) 50µm thick Oxide Islands (OI)
- 2) $4\mu m$ PECVD SiO₂ coated standard Si substrate (10-20 Ω .cm)
- 3) 7.5µm PECVD SiO₂ coated standard Si substrate

Figure 4-3 depicts the effect of the oxide thickness on the measured Q of a 1.3nH inductor on thick *OI*. As can be seen, SiO₂ thickness has a significant effect on the frequency of the maximum Q as well as the Q-values at high frequencies.



Figure 4-3. Quality factor vs. frequency, showing the dependency of Q on oxide thickness for a one-turn round spiral inductor ($w=60\mu m$, $t=30\mu m$, $d_{out}=833\mu m$ and L=1.3nH).

Figure 4-4(a) depicts the effect of the oxide thickness on the measured Q of a 0.9nH inductor on thick *OI*, indicating good agreement with simulation results (Fig. 4-4(b)).





Figure 4-4. (a) Measured and (b) simulated Q of a 0.9nH inductor with various oxide thicknesses ($t_{metal}=15\mu m$, $w=60\mu m$, $d_{out}=600\mu m$).

Nonetheless, measured Q of the inductor on 50µm thick OI is slightly different with the simulated values. This may come from the incomplete oxidation of Si bars as shown in Fig. 4-5. As can be seen, trenches are filled prior to the complete oxidation of Si due to the insufficient trench width.



Figure 4-5. Cross-section SEM view of a 50 μ m thick OI, showing the incomplete oxidation of Si.

4.4. Effect of Trenched Area

Another result extracted from measurement is the negligible dependency of Q on the trenched island area. The change in Q is less than 10% (at 2.4GHz) if the trenched island area is extended beyond the Cu track area (X > 0 in Figure 4-6), alleviating the need for trenching the entire area beneath the inductor (Fig. 4-6).



Figure 4-6. (Left) Measured Q of a one-turn inductor on TSI with various trenched island area, and (right) Microscope picture of the inductor showing the definition of x. (t $_{metal}=30\mu m$, $w_{metal}=100\mu m$, $d_{out}=1200\mu m$).

4.5. Effect of Metal Thickness

The Q vs. frequency plots for a one-turn Cu inductor with two different metal thicknesses is shown in Fig. 4-7, confirming improvement in coplanar inductor Q for metal thicknesses in excess of $5 \times skin$ depth at lower frequencies where metal loss is the dominant *Q*-limiting mechanism.



Figure 4-7. Measured Q of a one-turn inductor on TSI with different metal thicknesses.

4.6. Enhanced Design Test Results

To further increase the Q and the frequency at which maximum Q occurs, improved design of inductors have been implemented using a revised mask on 70-100µm deep *TSI* and the width of the Si bars has been reduced to smaller values (1.5µm instead of 2µm) by increasing the undercut in RIE. Smaller size inductors (smaller outer diameter) with optimized metal width exhibit higher Q's and are used on the new mask. As a result, the maximum Q has been increased from 23 to 71 at 5GHz for a one-turn inductor fabricated on *TSI* (compare Fig. 4-4 with Fig. 4-8). However, smaller outer diameter, which resulted in Q-improvement, has the draw back of getting smaller inductance value.

Figure 4-8 shows the embedded and de-embedded Q and inductance of a one-turn round inductor fabricated on 70µm deep *TSI*. As it is shown, Q is over 50 in the 5-10GHz range with a maximum of 70.6 at 8.75GHz. The self resonance frequency of this inductor is much higher than 10GHz.



Figure 4-8. Measured (upper) Q, and (lower) inductance of a one-turn inductor on TSI $(t_{metal}=20\mu m, w=50\mu m, d_{out}=500\mu m, \rho=100\Omega.cm)$.

The measured Q of a 0.9nH inductor on 70µm deep *TSI* is shown in Fig. 4-9. It is notable that inductors fabricated on *TSI* have high embedded-Q in contrast to the suspended inductors reported in literature (Fig. 4-9) [15]. This is because parasitic capacitances of pads are reduced simultaneously by reduction of the substrate loss underneath them through trenching the Si.



Figure 4-9. Measured Q of a 0.9nH inductor on TSI ($t_{metal}=20\mu m$, $w=60\mu m$, $d_{out}=600\mu m$, trench depth=70 μm).

4.6.1. Avatrel Trench refilled

As it was discussed in section 2.3, the alternate low-temperature method of reducing the substrate loss is disrupting the current path by making trenches in Si and subsequently refilling them with Avatrel Polymer. Figure 4-10 shows the Q of a 0.9nH inductor on Avatrel refilled 90µm deep trenches, showing a maximum Q of 60 at 1.75GHz. The inductor is identical to the one in Figure 4-4 (metal width=60µm, d_{out}=600µm), and for

comparison the two plots are combined in Fig. 4-11. As it can be seen in this figure, $Q_{substrate}$ in the two cases are almost equal, resulting in similar Q values at high frequencies ($f \ge 4$ GHz).



Figure 4-10. Measured (upper) Q and (lower) L of a one-turn inductor on 100 μ m deep Avatrel refilled Trenched Si (w=60 μ m, d_{out} =600 μ m, ρ =10-20 Ω .cm).

The inductor fabricated on $90\mu m$ deep Avatrel refilled trenched Si has a slightly improved performance over the identical one fabricated on $50\mu m$ deep *TSI* at higher

frequencies (f>6GHz in Fig. 4-11). The Q improvement has two reasons. First, the trench depth is increased to 90 μ m, and second, the Avatrel polymer is a better dielectric in terms of having lower permittivity and loss tangent compared to PECVD silicon dioxide.



Figure 4-11. Comparison between measured Q of a 0.9nH inductor fabricated on OI and Avatrel refilled TSI.

Figures 4-12 and 4-13 compare the effect of trench depth on the Q when the substrate is coated with a thick layer of Avatrel. In Fig. 4-12, the trench depth is 90µm and trenches are filled with Avatrel. The thickness of the Avatrel on the surface of the refilled substrate is negligible (as it was shown in Fig. 3-11). The inductor in Fig.4-13, on the other hand, is fabricated on a 50µm deep trenched refilled island. The thickness of Avatrel layer covering the refilled trenches is about 20µm, as shown in Fig. 4-14. The peak Q is higher for the inductor fabricated on 90µm deep trenched Si without extra Avatrel coating. Comparing these two figures demonstrates that the substrate loss cannot be effectively reduced by merely coating it with a low-K dielectric.



Figure 4-12. Measure Q of a 0.8nH inductor on 90µm deep Avatrel refilled TSI.



Figure 4-13. Measure Q of a 0.8nH inductor on 50 μ m deep Avatrel refilled TSI coated with 20 μ m thick Avatrel layer.



Figure 4-14. Cross-section SEM view of a TSI filled with Avatrel, and coated with a $20\mu m$ thick layer of Avatrel and $4\mu m$ thick layer of PECVD SiO₂.

Figures 4-15 and 4-16 illustrate the de-embedded Q of a 1nH inductor fabricated on 70µm deep *TSI* (covered with SiO₂) and 90µm deep Avatrel refilled trenched Si, respectively. Quality factor of the inductor on *TSI* is higher by ~30% at 4GHz compared to when it is fabricated on Avatrel refilled trenched Si (Q on *TSI*=55 @ 4GHz, and Q on Avatrel =50@4GHz).



Figure 4-15. Extracted de-embedded Q of a 1nH inductor on 70 μ m deep TSI (w=60 μ m, $d_{out}=600\mu$ m, $\rho=100\Omega$.cm).



Figure 4-16. De-embedded Q of a 1nH inductor on 90µm deep Avatrel refilled trenched Si (w=60µm, d_{out} =600µm, ρ =10 Ω .cm).

4.6.2. Thick PECVD SiO₂

Although deposition of a thick SiO_2 layer might seem an easy way of reducing the substrate loss, there are some issues associated with it:

- The deposition rate of PECVD SiO₂ is about 1µm per 15min. Therefore, it takes about 5hours to deposit a 20µm thick SiO₂ layer. Whereas, etching 100µm deep trenches using Bosch process takes about 1hour.
- 2) Thick layer of SiO_2 is highly stressed and can crack or peeled off. In addition, it induces stress to the substrate and makes the substrate prone to fracture.

Despite these facts and for the sake of comparison, inductors have also been fabricated on a 20 μ m thick SiO₂ coated standard Si substrate. Figure 4-17 depicts *Q* of a 0.9nH inductor fabricated on a 20 μ m thick PECVD SiO2 covered standard Si substrate, showing good agreement with SONNET simulation result (Fig. 4-18).



Figure 4-17. Measured Q of a 0.9nH inductor on a 20 μ m thick SiO₂ coated Si substrate (w=50 μ m, d_{out} =50 μ m).



Figure 4-18. Simulated and measured Q of a 0.9nH inductor on 20 μ m thick SiO₂ coated 10 Ω .cm Si substrate.

Quality factor of a 1nH inductor on 20μ m thick SiO₂ substrate is shown in Fig. 4-19. This inductor is identical to the one in figures 4-15 and 4-16.



Figure 4-19. Measured Q of a 1nH on 20 μ m thick SiO₂ coated 10 Ω .cm Si substrate.

Comparing the measured Q of identical inductors on different type of micromachined substrates reveals that *TSI* (without refilling) presents the lowest-loss compared to other low-temperature micromachined Si substrates (Fig. 4-20).



Figure 4-20. Measured Q of a 1nH inductor on 70 μ m deep TSI, 20 μ m thick PECVD SiO₂ coated Si, and 90 μ m deep Avatrel refilled trenched Si substrate.

4.7. High-turn inductors

High-turn inductors (n>1) suffer from high metal loss, due to the fact that the first metal layer used for routing is only 1.5 μ m thick and is located between two SiO₂ layers. For this reason, *Q* of high-turn inductors is lower than the *Q* of one-turn inductors. Figures 4-21 to 4-24 are the measured *Q*'s of some high-turn inductors on different types of micromachined substrates, showing the highest *Q* of 35 (@ 3.25GHz) for a 1.5-turn inductor on 20 μ m thick SiO₂ coated Si substrate. Although the *Q*'s presented here are higher than what can be achieved on standard Si substrates due to the reduction of

substrate loss, there is still room to improve this factor by reducing the number of turns to one at the cost of chip area or by increasing the thickness of the first metal layer.



Figure 4-21. Measured Q of a 1.1nH inductor on TSI ($t_{metall}=1.5\mu m$, n=1.5, $w=40\mu m$, $s=20\mu m$, and $d_{out}=300\mu m$).



Figure 4-22. Measured Q of a 1.3nH inductor on TSI ($t_{metall}=1.5\mu m$, n=1.5, $w=30\mu m$, $s=20\mu m$, and $d_{out}=300\mu m$).



Figure 4-23. (Left) Measured Q of a 1.2nH inductor on 20 μ m thick PECVD SiO₂, (right) SEM picture of this inductor ($t_{metall}=1.5\mu$ m, n=1.5, $w=30\mu$ m, $s=20\mu$ m, and $d_{out}=300\mu$ m).



Figure 4-24. (Upper) Measured Q of a 3.3nH inductor on 20 μ m thick PECVD SiO₂, (lower) SEM picture of the inductor ($t_{metall}=1.5\mu$ m, n=2.5, $w=20\mu$ m, $s=20\mu$ m, and $d_{out}=400\mu$ m).

4.8. Modeling and Parameter Extraction

Inductors fabricated on *TSI* and *OI* have been modeled using the equivalent electrical model shown in Fig. 2.2. The series resistance is extracted from co-planar model and has an excellent match with the measured data. Figure 4-25 shows the measured and modeled Q of a 1nH inductor on *TSI*.



Figure 4-25. Measured and modeled Q vs. frequency of a 1.04nH inductor on TSI.

The inductance value is extracted from the measured L at lower frequencies assuming the substrate loss is not present at this frequency range. Figure 4-26 shows the contribution of the metal and the substrate loss on the measured Q, demonstrating that the metal loss is the dominant loss mechanism at lower frequencies.




Figure 4-26. (a) Extracted Q_{substrate}, and (b) Q_{metal} of a 1.04nH inductor on TSI.

To better understand the effect of trenching the Si on the substrate loss, the equivalent TSI's resistivity has been extracted from the measured data and is plotted in Fig. 4-27(b). Table 4-1 summarizes the modeled parameter of the inductor fabricated on TSI.





Figure 4-27. Modeled (a) metal resistance, and (b) substrate resistance of the inductor shown in Fig. 4-25.

Table 4-1. Extracted equivalent parameters of a 1nH inductor fabricated on TSI

f (GHz)	$R_{s}(\Omega)$	$L_{s}(nH)$	$R_{si}(\Omega)$	C_{si} (fF)	$C_{ox}(pF)$
1	0.0998	1.08	747.65	86.64	0.887
2.4	0.1547	1.08	604.326	77.26	0.887
6	0.2466	1.08	475.74	53.06	0.887

Identical structure on OI exhibits lower substrate parasitic (R_{si} and C_{si}) shown in the table below. Modeled Q of this inductor is shown in Fig. 4-28.

Table 4-2. Extracted equivalent parameters of a 0.9nH inductor fabricated on OI.

f (GHz)	$R_{s}(\Omega)$	$L_{s}(nH)$	$R_{si}(\Omega)$	C_{si} (fF)	$C_{ox}(pF)$
1	0.13982	0.883	6909.688	5.963	0.887
2.4	0.21660	0.883	2270.26	5.5782	0.887
6	0.34249	0.883	1168.02	5.0564	0.887



Figure 4-28. Measured and modeled Q vs. frequency of a 0.9nH inductor on OI.

CHAPTER V

CONCLUSION AND FUTURE DIRECTIONS

This thesis introduced a new implementation of high-Q integrated Cu inductors on CMOS-grade Si substrates using a fully CMOS-compatible process. A new fabrication sequence has been used to reduce the loss of Si substrate at RF frequencies by trenching the Si. Two approaches were taken to cover the trenches and make a smooth surface: 1) High aspect-ratio (30:1) trenches were bridged-over by depositing a thin layer (3µm) of SiO₂ at 300°C, and 2) trenches were refilled by spin-coating of Avatrel Polymer. Metal loss of inductors was reduced by electroplating thick (~20µm) Cu layer.

Several inductors were designed and simulated using SONNET simulation tool. Inductor parameters were optimized to have high Q and small size. For simplicity, inductors were simulated on 4µm thick SiO₂ coated standard Si substrate, as simulating the behavior of *TSI* is computationally intensive. A one-turn round inductor with metal width of 50µm and outer diameter of 500µm exhibits the highest-Q of 28.5 at 2-10GHz frequency range (assuming the substrate is 10Ω.cm and the thickness of SiO2 layer is 4µm). Quality factor and inductance value of simulated inductors is shown in the Appendix B.

The inductors were fabricated on several micromachined standard Si substrates including Oxide Islands, Trenched Si Islands, Avatrel refilled trenched Si and thick PECVD SiO₂ coated Si. Comparing the measured Q of identical inductors on different type of micromachined substrates revealed that the *TSI* (without refilling) exhibits the lowest-loss

compared to other low-temperature micromachined Si substrates. Measurement results indicate a significant improvement in the *Q* compared to the inductors fabricated on the conventional low-resistivity Si substrates. A 0.8nH Cu inductor fabricated on Trenched Silicon Islands exhibits high *Q* of 71 at 8.75 GHz and self resonance frequency of over 15GHz. Whereas, the identical inductor fabricated on a 20µm thick SiO₂ coated Si substrate has a maximum *Q* of 41 at 1.95GHz. A 0.9nH inductor fabricated on Avatrel refilled trenched Si substrate has a high *Q* of 60.4 at 1.75GHz. Test results show that the same inductor fabricated on 50µm deep Oxide Island has a similar *Q* at high frequencies ($f \ge 4$ GHZ). Therefore, a 90µm deep Avatrel refilled trenched Si substrate is the low-temperature (300°C) processed alternative for a 50µm deep Oxide Island (processing temperature =1100°C).

Finally, the electrical equivalent circuit of inductors on Trenched Si Islands as well as other substrates was derived. The series resistance was extracted using isolated strip formula. Modeled Q showed an excellent agreement with measured results.

To further increase the inductor Q, the trench depth should be increased. The saturation behavior of the Q versus the trench depth was not observed with trench depth up to 90 μ m and needs to be determined in later fabrications.

Also, the *TSI* coated with a low-K dielectric is expected to exhibit lower loss compared to the *TSI* coated with SiO_2 with the dielectric constant of 3.9. For instance, the substrate shown in Fig. 5-1 is a 90µm deep *TSI* coated with a 18µm thick layer of Avatrel polymer(ε_r =2.5) and has a lower loss compared to the *TSI* with no Avatrel over-coat. Fabrication of inductors on this type of substrate is not yet complete.



Figure 5-1. Cross-section SEM view of a 90µm deep TSI coated with a 18µm thick layer of low-K dielectric.

A new mask set was also designed to improve Q of the inductors and reduce the inductor size. The trench mask as seen in Fig. 5-2 was modified to have trenches perpendicular to the inductor traces to further reduce the substrate loss. The trench profile as it can be seen is similar to the patterned ground shield profile. Inductors fabricated on perpendicularly trenched Si substrate have not been yet measured to see the effect of the trench direction on the reduction of the substrate loss.



Figure 5-2. Snap-shot of a four-turn inductor mask with trenches perpendicular to the metal trace.

APPENDIX A

PROCESS FLOW

Process step	Process Description	Recipes and Comments
1	Clean wafer	Acetone, Methanol, DI water, dry
		N ₂ gun
2	Dehydration	3 min at 115°C on hotplate
3	Spin/bake HMDS and Spin	Cover $1/3$ of the wafer with
	Photo-Resist	HMDS: 4000rpm, 1000rpm/s, 20
		sec.
		Bake HMDS 115°C for 30 sec.
		Cover 2/3 of wafer with 1813:
		1000rpm, 1500rpm/s, 5 sec.
		2000rpm, 500r/s, 30 sec.
4	Soft bake	115°C for 1 min on hotplate
5	Exposure	I-line, intensity 20mJ/sec, vacuum
		contact, with 25µm alignment gap,
		8sec.
6	Develop	MF-319 developer for about 1min
		Dip in DI water for 1min
		Wash with DI water
7	Dehydration and bake	dry N ₂ gun , bake 5 min at 115°C
		on hotplate
8	DRIE	Using STS ICP machine to etch
		90um of Si for 1hour
9	Strip	4×30sec in Asher

Mask 1. SI TRENCHES

Mask 2. FIRST METAL LAYER

Process step	Process Description	Recipes and Comments
1	Clean wafer	Acetone, Methanol, DI water, dry N ₂ gun
2	Dehydration	3 min at 115°C
3	SiO ₂ deposition	Using UNAXIS PECVD, Pressure: 950mTorr SiH ₄ : 500sccm N ₂ O :500sccm

		He :560sccm
		Deposition rate: 1µm/15min
		RF Power: 65 W
		Temperature: 300°C
4	Clean wafer and Dehydrate	Acetone, Methanol, DI water, dry
		N_2 gun, 3 min at 115°C
5	Spin/bake HMDS	Cover 1/3 of the wafer with
	Spin Photo-Resist	HMDS: 4000rpm, 2000rpm/s, 20
		sec.
		Bake HMDS 115°C for 30 sec.
		Cover 2/3 of wafer with AZ 4620:
		300rpm, 1500rPM/s, 5 sec.
		1500rpm, 500rpm/s, 40 sec.
6	Soft bake	80° C ramp to 115°C for 4 min on
		hotplate
7	Exposure	Using MA-6, I-Line, hard contact,
		with 25µm alignment gap, 160mJ
		exposure.
8	Develop	354 developer for 4min
9	Hard bake	115°C for 3 min on hotplate
10	1 st Metal layer deposition	Using CVC E-beam evaporator
		Cr/Cu/Cr: 300A°/15000A°/300A°
		Deposition rate: 3 A°/sec-6.5
		A°/sec-3 A°/sec
11	Lift-off	Microposit remover 1112 at 80°C,
		until resist cracks,
		Acetone in Ultrasonic bath until
		resist is completely pilled off.
12	Clean wafer	Aceton, Metanol, DI water to
		remove any metallic residues,
		Dry N ₂ gun

Mask 3. SILICON DIOXIDE ETCH

Process step	Process Description	Recipes and Comments
1	Clean wafer	Acetone, Methanol, dry N ₂ gun
2	Dehydration	3 min at 115°C
3	SiO ₂ deposition	Using UNAXIS PECVD, 3µm
		thick
		Pressure: 950mTorr
		SiH ₄ : 500sccm
		N_2O :500sccm
		He :560sccm
		Deposition rate: 1µm/15min

		RF Power: 65 W
		Temperature: 300°C
4	Clean wafer	Acetone, Methanol, dry N ₂ gun
5	Dehydration	3 min at 115°C
6	Spin/bake HMDS and Spin	Cover 1/3 of the wafer with
	Photo-Resist	HMDS: 4000rpm, 2000rpm/s, 20
		sec.
		Bake HMDS 115°C for 30 sec.
		Cover 2/3 of wafer with SPR220:
		1500rpm, 500rpm/sec, 5 sec.
		3000rpm, 500rpm/sec, 30\5 sec.
7	Soft bake	115°C for 2 min on hotplate
8	Exposure	Using MA-6, I-Line, hard contact,
		with 25µm alignment gap, 480mJ
		exposure.
9	Develop	MF-319 developer for 2 min
10	Bake	115°C for 20min on hotplate
11	RIE	Using Plasma therm ICP
		25min, etch rate:1.1µm/sec
		RF1 power: 100W
		RF2 power: 250W
		Pressure: 5mTorr
		H_2 flow: 2sccm
		CF ₄ : 20sccm
12	BOE Dip	Place into BOE: $H_2O(1:2)$ for
		4min
13	Strip	In 1112A resist remover at 80°C
		for 6min
14	Rinse and dry	DI water, dry on hot plate at
		100°C

Mask 4. SECOND METAL LAYER

Process step	Process Description	Recipes and Comments
1	Clean wafer	Acetone, Methanol, dry N ₂ gun
2	Dehydration	3 min at 115°C
3	Seed-layer deposition	Using CVC DC sputterer
		Cr/ Cu : 1000A°/3000A°
4	Clean wafer	Acetone, Methanol, dry N ₂ gun
5	Dehydration	3 min at 115°C
6	Spin Photo-Resist	Cover 1/3 of the wafer with NR4-
		8000P
		600rpm, 1500rpm/s, 5 sec.

		1200rpm, 500rpm/s, 40 sec
7	Soft bake	80°C to 110 °C for 10 min on
		hotplate
8	Exposure	Using MA-6, g-line, hard contact,
		lamp intensity: 6mJ/sec, expose:
		63sec, with 30μm alignment gap.
9	Post exposure bake	80°C to 100 °C for 5 min on
		hotplate
10	Develop	RD-6 developer for 3 min
11	Copper Oxide removal	Short dip in dilute H_2SO_4 to
		remove the oxidized Cu layer.
12	Copper electroplating	For 1hour with 750mA current
		flow
		In electroplating tank
		Electroplating rate: 0.25µm/min
13	Strip	Place into Acetone
14	Seed-layer etch	Etch Cu in H ₂ SO ₄ : H ₂ O ₂ :H ₂ O
		solution until color change,
		Etch Cr in K ₃ Fe(CN) ₆ :NaOH: H ₂ O
		solution until color change
15	Clean wafer	Acetone, Methanol, dry N ₂ gun

APPENDIX B

SIMULATED Q AND L OF FABRICATED INDUCTORS

Code	# of	W _{metal}	S _{metal}	d _{out}	Comment	Q_{max} & L
1	1	20	50	300	On 4μm SiO ₂ coated standard Si, metal thickness=15μm, round edge	21.06@3.5GHz 0.69nH
2	1	20	50	450	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm , round edge	19.83@2GHz 1.12nH
3	1	30	50	300	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	21.71@2.5GHz 0.7nH
4	1	30	50	400	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	21.97@2GHz 0.89nH
5	1	30	50	600	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	21.42@1.5GHz 1.46nH
6	1	50	50	400	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15µm	22.23@1.5GHz 0.79nH
7	1	40	50	400	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15µm	22.15@1.5GHz 0.87nH
8	1	40	50	500	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15µm	22.60@1.5GHz 1.04nH
9	1	40	50	600	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	22.40@1.5GHz 1.18nH
10	1	50	50	500	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	22.67@1.5GHz 0.95nH
11	1	50	50	600	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	23.27@1GHz 1.18nH
12	1	50	50	700	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	22.95@1GHz 1.31nH
13	1	60	50	500	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	22.23@1GHz 0.94nH
14	1	60	50	600	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	23.76@1GHz 1.1nH
15	1	60	50	700	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	22.88@1GHz 1.21nH
16	1	70	50	600	On $4\mu m \operatorname{SiO}_2$ coated standard Si, metal thickness=15 μm	24.10@1GHz 1.01nH
17	1	20	50	450	On 4µm SiO ₂ coated Si, metal thickness=15µm,round	19.74@2.5GHz 1.08nH

Code	# of	W _{metal}	S _{metal}	d _{out}	Comment	Q_{max} & L
number	turns					_
18	1	30	50	500	On $4\mu m SiO_2$ coated standard	23.35@2GHz
					S1, metal thickness=15µm,	0.98nH
10	1	40	50	500	round inductor	25 50 1 5 CU
19	1	40	50	500	On $4\mu m$ SiO ₂ coated standard	25.50@1.5GHZ
					SI, metal thickness–15µm,	0.90nH
20	1	50	50	500	On Aum SiQ, appendix d standard	29 52@1 5CHz
20	1	30	30	300	Si matal thickness= 15 um	20.55@1.5GHZ
					round inductor	0.71111
21	1	60	50	600	On $4\mu m$ SiO ₂ coated standard	27.47@1GHz
21	1	00	50	000	Si metal thickness=15 μ m	1 00nH
					round inductor	1.00111
22	1	60	50	400	$On 4 \mu m SiO_2$ coated standard	27 55@1 5GHz
	-	00	20	100	Si metal thickness=15um	0 55nH
					round inductor	0.00111
23	1	60	50	450	On 4um SiO ₂ coated standard	27.58@1.5GHz
					Si, metal thickness=15µm,	0.62nH
					round inductor	
24	1.5	30	20	300	SiO_2 thickness=5µm, 1 st metal	28.19@2GHz
					layer= $2\mu m$, 2^{nd} metal	1.08nH
					layer=15µm, round edge	
25	1.5	40	20	300	SiO_2 thickness=5µm, 1 st metal	28.07@2GHz
					layer=2µm,	0.91nH
					2^{nd} metal layer=15µm	
26	1.5	30	20	400	SiO ₂ thickness= 5μ m, 1 st metal	28.04@1.5GHz
					layer= $2\mu m$, 2^{nd} metal	1.73nH
					layer=15µm, round edge	
27	1.5	30	20	200	SiO_2 thickness=5µm, 1 st metal	27.3@3.5GHz
					layer=2µm, 2 nd metal	0.43nH
•	1.5	10	20	400	layer=15µm, round edge	22 1 5 0 1 5 0 1
28	1.5	40	20	400	S_1O_2 thickness=4µm, 1 st metal	23.15@1.5GHz
					layer=1.5µm, 2 nd metal	I.4nH
20	1.5	20	20	200	layer=15µm, round edge	2(7) 25CH-
29	1.5	20	20	300	SIO_2 thickness- 5μ m, 1 metal	20.7(@2.23GHZ)
					2^{nd} motal layer 15 µm	1.500
30	15	50	20	400	2 inclainate 15μ m SiO ₂ thickness= 4μ m 1 st metal	22 825@1GHz
50	1.5	50	20	400	1 laver=1 5 Jum	1 23nH
					2^{nd} metal laver=15µm	1.4.71111
31	2.5	20	20	300	SiO_2 thickness=5µm 1 st metal	20 70@1 5GHz
	2.0	20	20	500	laver=1.5um	2.02nH
					2 nd metal laver=15um	
32	2.5	20	20	350	SiO ₂ thickness=5um. 1 st metal	20.76@1GHz
					layer= $1.5\mu m$, 2^{nd} metal = $15\mu m$	2.52nH

Code	# of	W _{metal}	S _{metal}	d _{out}	Comment	Q_{max} & L
number	turns					
33	2.5	20	20	400	SiO_2 thickness=5µm, 1 st metal	21.05@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	2.94nH
34	2.5	20	20	500	SiO_2 thickness=5µm, 1 st metal	19.65@1GHz
					layer= $1.5\mu m$, 2^{nd} metal = $15\mu m$	4.1nH
35	2.5	30	20	350	SiO ₂ thickness= $5\mu m$, 1 st metal	19.79@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	2.15nH
36	2.5	30	20	400	SiO ₂ thickness= 5μ m, 1 st metal	20.54@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	2.6nH
					round edge inductor	
37	2.5	30	20	500	SiO ₂ thickness=5 μ m, 1 st metal	20.04@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	3.43nH
					round edge inductor	
38	2.5	40	20	400	SiO ₂ thickness=5 μ m, 1 st metal	19.23@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	2.14nH
					round edge inductor	
39	2.5	40	20	400	SiO ₂ thickness=5 μ m, 1 st metal	19.04@1GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	1.55nH
					round inductor	
40	2.5	40	20	500	SiO ₂ thickness=5 μ m, 1 st metal	19.69@0.5GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	3.08nH
					round inductor	
41	2.5	40	20	500	SiO_2 thickness=5µm, 1 st metal	19.69@0.5GHz
					layer=1.5 μ m, 2 nd metal =15 μ m	3.08nH
42	2.5	50	20	400	SiO_2 thickness=5µm, 1 st metal	17.19@1GHz
					layer=1.5 μ m, 2 nd metal=15 μ m,	1.72nH
					round edge inductor	

REFERENCES

[1] C. C. Tang, et al., "Miniature 3-D Inductors in Standard CMOS Process," *IEEE J. Solid-State Circuits*, vol. 37, Apr. 2002, pp. 471-478.

[2] K. B. Ashby, W. C. Finley, J.J. Bastek, S. Moinian, and I. A. Koullias, "High *Q* inductors for wireless application in complementary silicon bipolar process," *IEEE J. solid-State Circuits*, vol. 31, Jan. 1996, pp. 4-9,.

[3] X. Huo, et al., "Silicon-Based High-Q Inductors Incorporating Electroplated Copper and Low-K BCB Dielectric," *IEEE Electron Device Letters*, vol. 23, No. 9, Sep. 2002, pp. 520-522.

[4] K. L. Scott, T. Hirano, H. Yang, H. Singh, R. T. Howe, A. M. Niknejad, "High-Performance Inductors Using Capillary Based Fluidic Self-Assembly," *IEEE J. microelectromechanical systems*, vol. 13, No.2, April 2004.

[5] J. N. Burghartz, M. Soyuer, and K. Jenkis, "Microwave inductors and capacitors in standard multilevel interconnect silicon technology," *IEEE Trans. Microwave Theory Tech.*, vol. 44, Jan 1996, pp. 100-103.

[6] R. B. Merril, T. W. Lee, H. You, R. Rasmussen, and L. A. Moberly, "Optimization of high *Q* integrated inductors for multi-level metal CMOS," *IEDM*, 1995, pp.38.7.1-38.7.3.

[7] M. Park, S. Lee, H. K. Yu, J. G. Koo, K. S. Nam, "High *Q* CMOS Compatible Microwave Inductors Using Double-Metal Interconnection Silicon Technology," *IEEE Microwave and Guided wave lett.*, vol. 7, No. 2, Feb. 1997.

[8] G. Lihui, Y. Mingbin, C. Zhen, H. Han, and Z. Yi, "High Q Multilayer Spiral Inductor on Silicon Chip for 5~ 6 GHz," *IEEE Electron Device Letts.*, vol. 23, No. 8, Aug. 2002.

[9] S. Musunuri and P.L. Chapman, "Multi-Leyar Inductor Design for Monolithic DC-DC Converters," *IEEE Industry Applications Conference*, 2003. 38th IAS Annual Meeting. Conference Record of the, vol.2, Oct. 2003, pp. 1270 – 1275.

[10] H. Lakdawala, et al., "Micromachined High-*Q* Inductors in 0.18-μm Copper Interconnect Low-K Dielectric CMOS Process," *IEEE J. Solid-State Circuits*, vol. 37, No.3, Aug. 1990, pp. 394-403.

[11] Choong-Mo Nam and Young-Se Kwon, "High-Performance Planar Inductor on Thick Oxidized Porous Silicon (OPS) Substrate," *IEEE microwave guided wave lett.*, vol. 7, No. 8, Aug. 1997.

[12] D. W. Kim, I. J. Jeong, H. S. Sung, T.O. Kong, J. S. Lee, C. M. Nam and Y. S. Kwon, "High Performance RF Passive Integration on Si Smart Substrate," *IEEE MTT-S*, vol. 3, June2002, pp. 1561-1564.

[13] H. S. Kim, K. Chong, Y.H. Xie, Marc Devincentis, T. Itoh, A. J. Becker, and K. A. Jenkis, "A porous Si based novel isolation technology for Mixed-Sinal Integrated Circuits," *IEEE Symposium on VLSI technology*, June 2002, pp. 160-161.

[14] A.S. Royet, R. Cuchet, D. Pellisier, P. Ancey, "On the investigation of spiral inductors processed on Si substrates with thick porous Si layer," *European Solid-State Device Research*, Sep. 2003, pp.111-114.

[15] H. Jiang, Ye Wang, J. A. Yeh, N. C. Tien, "On-chip Spiral Inductors Suspended over Deep Copper-Lined Cavities," *IEEE tran. MTT*, vol. 48, No. 12, Dec. 2000, pp. 2415-2423.

[16] Jun-Bo Yoon, Y. Seok Choi, B. Kim, and E. Yoon, "CMOS-Compatible Surface-Micromachined Suspended- Spiral Inductors for Multi-GHz Silicon RF ICs," *IEEE Electron Device Lett.*, vol. 23, No. 10, Oct. 2002, pp. 591-593.

[17] R. P. Ribas, J. Lescot, J. Leclercq, J. M. Karam, F. Ndagijimana, "Micromachined Microwave Planar Spiral Inductors and Transformers," *IEEE MTT*, vol. 48, No. 8, Aug. 2000, pp. 1326-1335.

[18] D. H. Weon, J. H. Jeon, J. Kim, S. Mohammadi, L. Katehi, "High-Q Integrated 3-D Inductors and Transformers for High Frequency Applications," *IEEE MTT-S Digest*, 2004, pp.887-880.

[19] C. L. Chua, D. K. Fork, K. V.Schuylenbergh, J. P. Lu, "Out-of-Plane High-Q Inductors on Low-Resistance Silicon," *IEEE J. Microelectromechanical Systems*, vol. 12, No. 6, Dec. 2003, pp. 989-995.

[20] J. Y. Park, M. G. Allen, "Packaging-Compatible High Q Microinductors and Microfilters for Wireless Applications," IEEE Trans. Advanced Packaging, vol. 22, No. 2, May 1999, pp. 207-213.

[21] S. Dalmia, F. Ayazi, M. Swaminathan, S. H. Min, S. H. Lee, W. Kim, S. Bhattacharaya, V. Sundaram, G. White, and R. Tummala, "Design of Inductors in Organic Substrates For 1-3GHz Wireless Application," *IEEE MTT-S*, vol.3, June 2002, pp.1405-1408.

[22] G. J. Carchon, X. Sun, W. De Raedt, "High-Q Above-IC Inductors and Transmission Lines- Comparison to Cu Back-End Performance," *IEEE Electron Components and Technology Conference*, 2004, pp.1118-23.

[23] Yun-Seok Choi, Euisik Yoon, and Jun-Bo Yoon, "Encapsulation of the Micromachined Air-Suspended Inductors," *IEEE MTT-S Digest*, 2003, pp.1637-1640.

[24] G. Wang, A. Bacon, R. Abdolvand, F. Ayazi, J. apapolymerou, and E. M. Tentzeris, "Finite Ground Coplanar Lines on CMOS Grade Silicon with a Thick Embedded Silicon Oxide Layer Using Micromachining Techniques," *Digest of the 12th International Conference on Solid State Sensors, Actuators and Microsystems*, June 2003, pp. 324-327.

[25] M.Raieszadeh, P. Monajemi, S. Yoon, J. Laskar, F. Ayazi, "High-Q Integrated Inductors on Trenched Si Islands," *IEEE International Conference on MEMS*, Jan. 2005, pp.199-202.

[26] C. Patrick Yue, S. Simon Wong, "Physical Modeling of Spiral Inductors on Silicon," *IEEE Tran. Electron Devices*, vol. 47, No. 3, Mar. 2000, pp. 560-568.

[27] Jan Craninckx and Michiel S. J. Steyaert, "A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors," *IEEE J. Solid-State Circuits*, vol. 32, No. 5, May 1997, pp.736-744.

[28] C. Patrick Yue, S. Simon Wong, "Design Strategy of On-Chip Inductors for Highly Integrated RF Systems," *Proceeding on Design Automation Conference*, June 1999, pp. 982-987.

[29] Paolo Arcioni, et al., "An Improved Lumped-Element Equivalent Circuit for on Silicon Integrated Inductors," *IEEE Radio and Wireless Conference RAWCON*, Aug. 1998, pp 301-304.

[30] Paolo Arcioni, et al., "An Innovative Modelization of Loss Mechanism in Silicon Integrated Inductor," *IEEE Tran. on Analog and Digital Signal Processing*, vol. 46, No. 12, Dec. 1999.

[31] Ali M. Niknejad, Robert G. Meyer, "Analysis, Design and Optimization of Spiral Inductors and Transformers for Si RF IC's," *IEEE J. Solid-State Circuits*, vol. 33, No. 10, Oct. 1998, pp. 1470-1481.

[32] Joachim N. Burghatz, Behzad Rajaei, "On the Design of RF Spiral Inductors on Silicon," *IEEE Trans. On Electron Devices*, vol. 50, No. 3, Mar. 2003, pp 718-729.

[33] William B. Kuhn, Naveen K. Yanduru, "Spiral Inductor Substrate Loss Modeling in Silicon RFICs," *IEEE RAWCON Proceeding*, Jan. 1998, pp. 305-308.

[34] H. M. Greenhouse, "Design of planar rectangular microelectronic inductors," *IEEE Transactions on Parts, Hybrids, and Packaging*, vol. 10, Issue: 2, Jun 1974, pp.101 - 109.

[35] R. Faraji-Dana, Y. Chow, "Edge condition of the field and a.c. resistance of a rectangular strip conductor," *IEE Proceeding on Microwaves, Antennas and Propagation*, vol. 137, No.2, April 1990, pp. 133-140.

[36] H. A. Wheeler, "Formulas for the skin effect," *in Proc. I. R. E.*, vol. 30, Sept. 1942, pp. 412–424.

[37] J. A. Tegopoulos and E. E. Kriezis, Eddy Currents in Linear Conducting Media, New York, NY: Elsevier, 1985.

[38] Y. Eo and W. R. Eisenstadt, "High-speed VLSI interconnect modeling based on Sparameter measurements," *IEEE Trans. Components, Hybrids, and Manufacturing Technology*, vol. 16, Issue 5, Aug. 1993, pp. 555–562.

[39] R. A. Pucel, D. J. Massé, and C. P. Hartwig, "Losses in microstrip," *IEEE Trans. MTT*, vol. 16, June 1968, pp. 342–350.

[40] R. Faraji-Dana and Y. L. Chow, "The current distribution and ac resistance of a microstrip structure," *IEEE Trans. MTT*, vol. 38, pp. 1268–1277, Sept. 1990.

[41] James C. Routio, "An Investigation of Microstrip Conductor Loss," *IEEE Microwave Magazine*, Dec. 2000, pp. 60-67.

[42] S.S. Mohan, M. Hershenson, S. P. Boyd and T.H. Lee, "Simple Accurate Expression for Planar Spiral Inductor," *IEEE J. Solid-State Circuits*, vol. 34, Issue 10, Oct. 1999, pp. 1419-1424.

[43] Paolo Arcioni, et al., "An Innovative Modelization of Loss Mechanism in Silicon Integrated Inductor," *IEEE Trans. Circuit and Systems*, vol. 46, No.12, Dec. 1999, pp.1453-1460.

[44] F. W. Grover, Inductance Calculation, Princeton, New Jeresey: Van Nostrand, 1946. Printed by New York, New York Dover Publication, 1962.

[45] D.M. Pozar, Microwave engineering, Amherst, MA: John Wliley & Sons, 1998.

[46] Jong-Min Lee, et al., "Comparison of frequency response of spiral inductors with different figures," *Semiconductor Science Technology*, vol. 16, pp.66-71, 2001.

[47] http://www.futurrux.com

[48] G. Forrest, D. Reed, "Current density effects [impact on electroplated copper]," *Printed Circuit Fabrication*, vol 17, no 6, June 1994, pp 26-30.

[49] K. S. Patel, P. A. Kohl, S. A. Bidstrup-Allen, "Three-Dimensional Dielectric Characterization of Polymer Films," *Journal of Applied Polymer Science*, vol. 80, 2001.

[50] T. A. Manial, R. H. Heistand, P. E. Garrou "Benzocyclobutene (BCB) dielectric for advanced MCM packaging," *Surface Mount International Conference and Exposition. Proceedings of the Technical Program*, vol.1, 1992, pp. 39-47.

[51] Shweta Humad, "Piezo-on-Silicon Micromechanical Resonators," M. S. thesis, GT 2004.

[52] S. K. Ghandhi, *VLSI fabrication principles: silicon and gallium arsenide*, 2nd Edition, New York: John Wliley & Sons, 1994.

[53] S. A. Wartenberg, RF measurement of die and packaging, Artech House, 2002.