


```
code = curl_easy_setopt(com, CURLOPT_FOLLOWLOCATION,  
11.0);  
fprintf(stderr, "Failed to set redirect option [%s]\n",  
errorBuffer);  
return false;  
code = curl_easy_setopt(com, CURLOPT_WRITEFUNCTION,  
writer);  
if (code != CURLE_OK)  
fprintf(stderr, "Failed to set writer [%s]\n",  
errorBuffer);
```

River Publishers Series in Biomedical Engineering



# NEUROMORPHIC CIRCUITS FOR NANOSCALE DEVICES

P. Mazumder  
Y. Yalcin  
I. Ebong  
W.H. Lee



River Publishers

---

# **Neuromorphic Circuits for Nanoscale Devices**

---


**Pinaki Mazumder**

**Yalcin Yilmaz**

**Idongesit Ebong**

**Woo Hyung Lee**

University of Michigan, Ann Arbor, USA



**River Publishers**

*Published, sold and distributed by:*

River Publishers  
Alsbjergvej 10  
9260 Gistrup  
Denmark

River Publishers  
Lange Geer 44  
2611 PW Delft  
The Netherlands

Tel.: +45369953197  
[www.riverpublishers.com](http://www.riverpublishers.com)

ISBN: 978-87-7022-060-6 (Hardback)  
978-87-7022-059-0 (Ebook)

©2019 River Publishers

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers.

---

# Contents

---

<b>Foreword</b>	<b>xiii</b>
<b>Preface</b>	<b>xv</b>
<b>Acknowledgements</b>	<b>xvii</b>
<b>List of Contributors</b>	<b>xix</b>
<b>List of Figures</b>	<b>xxi</b>
<b>List of Tables</b>	<b>xxxv</b>
<b>List of Abbreviations</b>	<b>xxxvii</b>
<b>Introduction</b>	<b>1</b>
<i>Jason Eshraghian, Sung-Mo Kang and Kamran Eshraghian</i>	
1	Discovery . . . . . 1
2	The Missing Memristor . . . . . 3
2.1	Definitions . . . . . 3
2.2	DC Response of an Ideal Memristor . . . . . 5
2.3	AC Response of an Ideal Memristor . . . . . 6
2.4	AC Response of an Ideal Memristor: Higher Frequencies . . . . . 7
2.5	Some Further Observations . . . . . 8
2.5.1	Requirement 1: Nonlinearity . . . . . 9
2.5.2	Requirement 2: Continuous $\varphi$ v. $q$ . . . . . 9
2.5.3	Requirement 3: Strictly monotonically increasing $\varphi$ v. $q$ . . . . . 10
2.6	Summary . . . . . 11
3	Memristive Devices and Systems . . . . . 11
3.1	Definitions . . . . . 11
3.2	Resistive Switching Mechanisms . . . . . 13

3.3	Transport of Mobile Ions . . . . .	14
3.4	Formation of Conduction Filaments . . . . .	15
3.5	Phase Change Transitions . . . . .	18
3.6	Resonant Tunneling Diodes . . . . .	20
3.7	Magnetoresistive Memory, Nanoparticles and Multi-State Devices . . . . .	22
3.7.1	Spin-transfer torque . . . . .	22
3.7.2	Nanoparticles . . . . .	23
3.7.3	Multi-state memories . . . . .	24
4	Neuromorphic Computing . . . . .	25
4.1	Memristive Synapse . . . . .	26
4.2	Memristive Neuron . . . . .	28
4.3	Memristive Neural Networks . . . . .	28
4.3.1	Crossbar processing: Read . . . . .	30
4.3.2	Crossbar processing: Write . . . . .	31
4.3.3	Crossbar processing: Training . . . . .	32
5	Looking Forward . . . . .	33
	References . . . . .	34
<b>1</b>	<b>Crossbar Memory Simulation and Performance Evaluation</b>	<b>39</b>
	<i>Woo Hyung Lee and Pinaki Mazumder</i>	
1.1	Introduction . . . . .	39
1.1.1	Motivation . . . . .	39
1.1.2	Contrast with Competing Technologies . . . . .	41
1.1.3	Amorphous Si Crossbar Memory Cell . . . . .	42
1.2	Structure . . . . .	44
1.2.1	Crossbar Modeling . . . . .	48
1.3	Write Strategy and Circuit Implementation . . . . .	52
1.4	Read Strategy and Circuit Implementation . . . . .	55
1.5	Memory Architecture . . . . .	61
1.6	Power Dissipation . . . . .	68
1.6.1	Power Estimation . . . . .	68
1.6.2	Analytical Modeling on Static Power . . . . .	72
1.7	Noise Analysis . . . . .	77
1.8	Area Overhead . . . . .	79
1.8.1	Bank-based System Design . . . . .	88
1.9	Technology Comparison . . . . .	91
	References . . . . .	92

<b>2</b>	<b>Memristor Digital Memory</b>	<b>95</b>
	<i>Idongesit Ebong and Pinaki Mazumder</i>	
2.1	Introduction . . . . .	95
2.2	Adaptive Reading and Writing in Memristor Memory . . .	97
2.3	Simulation Results . . . . .	101
2.3.1	High State Simulation (HSS) . . . . .	101
2.3.2	Background Resistance Sweep (BRS) . . . . .	102
2.3.3	Minimum Resistance Sweep (MRS) . . . . .	105
2.3.4	Diode Leakage Current (DLC) . . . . .	107
2.3.5	Power Modeling . . . . .	109
2.4	Adaptive Methods Results and Discussion . . . . .	111
2.5	Chapter Summary . . . . .	115
	References . . . . .	115
<b>3</b>	<b>Multi-Level Memory Architecture</b>	<b>117</b>
	<i>Yalcin Yilmaz and Pinaki Mazumder</i>	
3.1	Introduction . . . . .	117
3.2	Multi-State Memory Architecture . . . . .	120
3.2.1	Architecture . . . . .	120
3.2.2	Read/Write Circuitry . . . . .	122
3.2.3	Array Voltage Bias Scheme . . . . .	123
3.2.4	Read/Write Operations Flow . . . . .	125
3.2.5	State Derivations . . . . .	127
3.3	Read/Write Operations . . . . .	129
3.3.1	Read/Write Simulations . . . . .	129
3.3.2	Read Disturbances to the Neighboring Cells . . . .	131
3.4	Effects of Variations . . . . .	134
3.4.1	Variations in Programming Voltage . . . . .	134
3.4.2	Variations in Series Resistance . . . . .	135
3.4.3	Reduced-Impact Read Scheme . . . . .	136
3.4.4	Resistance Distributions after Array Writes . . . . .	140
3.5	Conclusion . . . . .	140
	References . . . . .	140
<b>4</b>	<b>Neuromorphic Building Blocks with Memristors</b>	<b>145</b>
	<i>Idongesit Ebong and Pinaki Mazumder</i>	
4.1	Introduction . . . . .	145
4.2	Implementing Neuromorphic Functions with Memristors . .	147
4.2.1	Lateral Inhibition . . . . .	147

4.2.2	Inhibition of Return . . . . .	148
4.2.3	Coincidence Detection . . . . .	149
4.3	CMOS-Memristor Neuromorphic Chips . . . . .	153
4.3.1	Analog Example: Position Detector . . . . .	154
4.3.1.1	CMOS Design Description . . . . .	155
4.3.1.2	Memristor-MOS design description . . . . .	156
4.3.1.3	Comparison of CMOS design and memristor design . . . . .	158
4.3.2	Digital Example: Multi-function Chip Architecture . . . . .	160
4.4	Chapter Summary . . . . .	165
	References . . . . .	166
<b>5</b>	<b>Value Iteration with Memristors</b>	<b>169</b>
	<i>Idongesit Ebong and Pinaki Mazumder</i>	
5.1	Introduction . . . . .	169
5.2	Q-Learning and Memristor Modeling . . . . .	170
5.3	Maze Search Application . . . . .	173
5.3.1	Introduction . . . . .	173
5.3.2	Hardware Architecture . . . . .	174
5.3.3	Hardware Connection to Q-Learning . . . . .	176
5.3.4	Results and Discussion . . . . .	177
5.4	Chapter Conclusion . . . . .	180
	References . . . . .	180
<b>6</b>	<b>Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing</b>	<b>183</b>
	<i>Pinaki Mazumder, Sing-Rong Li, and Idongesit Ebong</i>	
6.1	Introduction . . . . .	183
6.2	CNN Operation Principle . . . . .	185
6.2.1	CNN Based on Chua and Yang's Model . . . . .	185
6.2.2	CNN Equations Based on RTD's Model . . . . .	187
6.2.3	Comparison Between Different CNN Models . . . . .	189
6.3	Circuit Analysis . . . . .	191
6.3.1	Stability . . . . .	191
6.3.2	Settling Time . . . . .	192
6.4	Simulation Results . . . . .	197
6.5	Conclusion . . . . .	201
	References . . . . .	201

<b>7</b>	<b>Color Image Processing with Multi-peak Resonant Tunneling Diodes</b>	<b>205</b>
	<i>Woo Hyung Lee and Pinaki Mazumder</i>	
7.1	Introduction . . . . .	205
7.2	The Multi-Peak RTD-Based Color Image Processor . . . . .	208
7.3	Color Representation Method . . . . .	211
7.4	Color Quantization . . . . .	212
	7.4.1 Implementation and Results . . . . .	212
	7.4.2 Settling Time Analysis . . . . .	215
	7.4.3 Power Consumption Analysis . . . . .	216
7.5	Smoothing Function . . . . .	218
	7.5.1 Implementation and Results . . . . .	218
	7.5.2 Stabilization time . . . . .	220
	7.5.3 Power Consumption Analysis . . . . .	220
7.6	Color Extraction . . . . .	222
7.7	Comparison with DSP Chips . . . . .	226
7.8	Stability . . . . .	228
7.9	Conclusion . . . . .	230
	References . . . . .	230
<b>8</b>	<b>Design of a Velocity-Tuned Filter Using a Matrix of Resonant Tunneling Diodes</b>	<b>233</b>
	<i>Woo Hyung Lee and Pinaki Mazumder</i>	
8.1	Introduction . . . . .	233
8.2	Array of RTD-based Velocity-Tuned Filters . . . . .	234
	8.2.1 Conventional Velocity-tuned Filter . . . . .	234
	8.2.2 Resonant Tunneling Diode . . . . .	236
	8.2.3 Velocity-tuned Filter . . . . .	239
8.3	System Analysis . . . . .	244
	8.3.1 Delay Analysis of Velocity-tuned Filter . . . . .	244
	8.3.2 Power Consumption Analysis of Velocity-tuned Filter . . . . .	246
	8.3.3 Stability of Velocity-tuned Filter . . . . .	248
	References . . . . .	252
<b>9</b>	<b>Image Processing by a Programmable Artificial Retina Comprising Quantum Dots and Variable Resistance Devices</b>	<b>255</b>
	<i>Yalcin Yilmaz and Pinaki Mazumder</i>	
9.1	Introduction . . . . .	255
9.2	CNN Architecture . . . . .	257

9.2.1	Resonant Tunneling Diode Model and Biasing . . .	257
9.2.2	Unit Cell Structure . . . . .	258
9.3	Programming Variable Resistance Connections . . . . .	260
9.4	Analytical Modeling . . . . .	264
9.4.1	Edge Detection . . . . .	264
9.4.2	Line Detection . . . . .	267
9.5	Simulation Results . . . . .	268
9.5.1	Edge Detection . . . . .	269
9.5.2	Line Detection . . . . .	273
9.6	Conclusion . . . . .	273
	References . . . . .	273

**10 Memristor-based Cellular Nonlinear/Neural Network: Design, Analysis and Applications** **275**

*Xiaofang Hu, Shukai Duan, Wenbo Song, Jiagui Wu, and Pinaki Mazumder*

10.1	Introduction . . . . .	275
10.2	Memristor Basics . . . . .	277
10.3	Memristor-based Cellular Neural Network . . . . .	279
10.3.1	Description of the M-CNN . . . . .	279
10.3.2	Implementation of Synaptic Connections with Memristor Bridge Circuits . . . . .	282
10.3.3	Implementation of M-CNN cells . . . . .	285
10.4	Mathematical Analysis . . . . .	287
10.4.1	Stability . . . . .	287
10.4.2	Fault Tolerance . . . . .	289
10.5	Computer Simulations . . . . .	292
10.5.1	Stability Analysis . . . . .	292
10.5.2	Analysis of Fault Tolerance Property . . . . .	292
10.5.3	Applications of the M-CNN . . . . .	294
10.5.4	Impact of Variations of the Memristors on the M-CNN . . . . .	297
10.6	Conclusions and Discussions . . . . .	299
	References . . . . .	300

<b>11 Dynamic Analysis of Memristor-based Neural Network and its Application</b>	<b>303</b>
<i>Yongbin Yu, Lefei Men, Qingqing Hu, Shouming Zhong, Nyima Tashi, Pinaki Mazumder, Idongesit Ebong, Qishui Zhong and Xingwen Liu</i>	
11.1 Introduction . . . . .	303
11.2 Some Definitions and Lemmas . . . . .	306
11.3 Design of Memristor-based Neural Networks . . . . .	307
11.3.1 Design of MRNN . . . . .	308
11.3.2 Design of MWNN . . . . .	311
11.3.3 Conclusion . . . . .	314
11.4 Dynamical Analysis . . . . .	315
11.4.1 Dynamical Analysis of MRNN . . . . .	315
11.4.2 Dynamical Analysis of MWNN . . . . .	331
11.4.3 Sufficient Conditions for WTA Point to Exist . . . . .	332
11.4.4 WTA Behavior and Convergence Analysis . . . . .	333
11.4.5 Conclusion . . . . .	335
11.5 Application and Simulation . . . . .	335
11.5.1 Simulation of MRNN . . . . .	335
11.5.2 Illustrative Examples of the BP-MWNN Classifier System . . . . .	340
11.5.3 Conclusion . . . . .	343
References . . . . .	343
<b>Appendix</b>	<b>351</b>
<i>Idongesit Ebong and Pinaki Mazumder</i>	
Memristors . . . . .	351
Chua's Modeling of Memristors and Memristive Systems . . . . .	351
Experimental Realizations of Memristors . . . . .	354
Memristor Modeling . . . . .	356
References . . . . .	361
<b>Index</b>	<b>363</b>
<b>About the Authors</b>	<b>365</b>