

Memristor Technology in Ultra-Dense Neuromorphic and Non-Volatile Memory Architectures

Prof. Pinaki Mazumder
Dept. of EECS
Univ. of Michigan
Ann Arbor, MI 48109
mazum@eecs.umich.edu

CSE Building, EECS Dept.

Collaborator:
Prof. Wei Lu
U of M




Twenty First Century's Gold Rush for Discovery of Memristors

These are academic research findings, industry is secretive

REFERENCE	Structure	OFF/ON Ratio	Retention time (s)	Endurance Cycles	Energy Consumption (J)*
Che05	Cu/CuO ₂ /TiN	>10 ³	>1	>600	6.3E-12
Sak03	Cu/Cu ₂ S/Au	>10 ⁶	>10 ³	>1	7.0E-8
Guo07	Si/ZrO ₂ /Au	>10 ³	>10 ³	>10 ²	No data
Lee07	Cu/Mo _x /Pb	>10	>10 ⁵	>10 ⁶	1.0E-8
Don08	Si/a-Si/Ag	>10 ⁴	>10 ⁶	>10 ⁴	4E-12
Guo08	Ti/ZrO ₂ /Cu	>10 ⁶	>10 ⁴	>10 ⁴	8.75E-10
Bec00	SrRuO ₃ /SrZrO ₃ /Au	>20	>10 ⁷	No data	1.38E-07
Gre07	Si/Rotaxanes/Ti	~10	~10 ⁴	~10	No data
Lu08	Ag/a-Si/p-Si	>10 ⁴	>10 ⁷	>10 ⁶	1E-15

Outline of the Talk



- What is Memristor? and Memristor Technology
- Memristor in Neuromorphic Systems
- Verilog Modeling of Position Detector
- Memristor Based Terabit Memories

Prof. Pinaki Mazumder U of Michigan - NDR Group

University of Michigan Memristor Structure

- The device consists of Ag/a-Si/p-Si materials

Fabrication by: Prof. Wei Lu

Low Resistance: $V_{app} > V_{th1}$

High Resistance: $V_{app} < V_{th2} < V_{th1}$

Ag/a-Si/p-Si gives highly controllable and reliable switching behavior

What is a Memristor?

Conservation of Energy Principle Applied to Electrical Components

1870 Kirchhoff's Law For R, L and C

The 4th Circuit Element found in 1971 by Prof. Chua who called it Memristor

2008 Nanoscale

Prof. Leon Chua '71

Kirchoff's Law for a Series RLC Circuit:

$$V_r(t) + V_L(t) + V_C(t) = v(t)$$

$$Ri(t) + \frac{d\phi(t)}{dt} + \frac{q(t)}{C} = v(t)$$

State Variables: $i(t); v(t); q(t); \phi(t)$

Resistor $dv = Rdi$

Capacitor $dq = Cdv$



Inductor $d\phi = Ldi$

Memristor $d\phi = Mdq$

Memristance $M(q) = \frac{d\phi}{dq} = \frac{v dt}{i dq}$

$v = M(q) i$


Resistance Switching Characteristics

Single filament formed by a chain of ions - digital switching (memory)

Exponential conductance change Approximated by Sinh Function

Prof. Pinaki Mazumder U of Michigan - NDR Group



Outline of the Talk

- What is Memristor?
- Memristor Technology
- Ionic Transport Modeling
- Memristor in Self-Healing of Crossbar
- Memristor in Cognition (Position Detector)
- Memristor Based Terabit (Gargantuan) Memories

Prof. Pinaki Mazumder U of Michigan - NDR Group

Biological Neuron Model

Ionic Transport in Biological Neuron & its Silicon Implementation

Hodgkin-Huxley Model

$$C_m \frac{dV(t)}{dt} = - \sum I_i(t, V)$$

U of M Memristor Model

Fabricated by Prof. Wei Lu @ UM

High Density a-Si Based Nano-Crossbar

1kb crossbar array

Jo et al. *Nano Lett.*, 9, 870 (2009). From Prof. Wei Lu's Research Group

It is Scalable and CMOS Compatible.

Defects! & More Defects!!
400 cells & 31 defects=8%

Legend:
 < 50 kΩ
 50 - 150 kΩ
 150 - 300 kΩ
 300 k - 1 MΩ
 Not Written

The Holy Grail of Computing -- Can we spill human brain on Silicon?

Current Capability

The Exponential Growth Drives the Societal Economics

> 1 GW digital computer
 < 50 W Brain

Facets of Neuromorphic or Brain-like Computing:

- Self-Healing (Robust)
- Cognition (Visual, Auditory, Tactile)
- Spike Learning
- Huge Memory

Neuromorphic Self-Healing Memory Design using Memristor Array

Product Code (SEC), Augmented PC (DEC) → Requires Muxes (~8%)
 Hamming Code (SEC) → Higher Overhead
 Projective Geometry Code (DEC/TED) → Galois Field Decoding, ...
 BCH & Reed Solomon (DEC) → Decoding complexity is high

Prof. Pinaki Mazumder U of Michigan - NDR Group

Compaction of Faulty Array & Find Vertex Cover in Bipartite Graph

Find Vertex Cover: [R2, R4; C1, C4]
 Defective Cells are Edges in Bipartite Graph

Unrestricted Vertex Cover Problem can Be solved in Polynomial Time by Bipartite Graph Matching Algorithm. However, Restricted Vertex Cover Problem is NP-complete.

Reparability & Robustness

Yield in percentage vs Number of spares

Number of successful repairs vs Number of faults

Prof. Pinaki Mazumder U of Michigan - NDR Group

Neuromorphic Self-Healing

Vertex Cover: [R2, C4; R4, C1]

$$w_{ij} = -A(1 - d_j) \quad w_{ij} = -A(1 - d_j)$$

$$w_{ij} = -B \cdot d_j \quad w_{ij} = -B \cdot d_j$$

$$b_j = (p - 1/2) \cdot A + B \cdot d_j$$

$$b_j = (q - 1/2) \cdot A + B \cdot d_j$$

$$F^{NS} = -\frac{1}{2} \sum_i \sum_j x_i w_{ij} x_j - \sum_i b_i x_i$$

$$C_1 = A/2 \left(\left(\sum_i x_i \right)^2 - p \right) + A/2 \left(\left(\sum_i y_i \right)^2 - q \right)$$

$$C_2 = \theta/2 \left(\sum_i \sum_j d_j (1 - x_i) (1 - y_j) + \sum_i \sum_j d_j (1 - x_i) x_j - t_{21} \right)$$

$x_i = \begin{cases} 1 & \text{if row } i \text{ is suggested for replacement} \\ 0 & \text{otherwise} \end{cases}$
 $y_j = \begin{cases} 1 & \text{if column } j \text{ is suggested for replacement} \\ 0 & \text{otherwise} \end{cases}$

EVOLUTION OF NEUROMORPHIC COMPUTING:

- Perceptron ('60) (10 E 1 neurons)
- Neural Net ('80) (10 E 3 Neurons)
- Neuromorphic Hardware ('90) (10 E 6 neurons)
- Nanocrossbar (10 E 10 neurons)

Can Memristor increase the integration density by 1000 times?

Figure from Principles of Neural Science [2] p.22

Reset & Write Phase

Prof. Pinaki Mazumder U of Michigan - NDR Group

Analog a-Si Memristors

- Uniform motion of the conducting front - analog switching (memristor)
- Creation of uniform conducting front by co-sputtering of a-Si & metal

DARPA SYNAPSE PROJECT WITH HRL LABORATORIES

Top Electrode: sputtered a-Si only

Bottom Electrode: co-sputtered Si & Ag (~20nm) mixture ratio (rough # of atoms), gradual change i.e. Si : Ag = 20: 1 (bottom) → 10: 1 (top)

Incremental conductance change

Conductance ∝ total charge through the device

Highest process temperature < 260°C

All Credits Go to Prof. Wei Lu's Outstanding Research Group

Prof. Pinaki Mazumder U of Michigan - NDR Group

Memristor: A New Paradigm Circuit Design

Programming pulses with different pulse widths

Conductance controlled by the pulse width, and can be changed incrementally.

1. Digitally Controlled
2. Constant Amplitude
3. Temporal Correlation

Michigan - NDR Group

Outline of the Talk

- What is Memristor?
- Memristor Technology
- Ionic Transport Modeling
- Memristor in Neuromorphic Systems
- Verilog Modeling of Position Detector
- Memristor Based Terabit Memories

Prof. Pinaki Mazumder U of Michigan - NDR Group

Neuron Spiking Signals and STDP Control

Hebbian-Type STDP Learning Model

Neurons that "FIRE" together, also "WIPE" together. - D. Hebb

$$\frac{d}{dt} w_{ij}^{LTP} = \gamma^{LTP} d_a \exp\left[-\frac{t-t_{pre}}{\tau_a}\right] \times d_b \exp\left[-\frac{t-t_{post}}{\tau_b}\right]$$

$$\times u(t-t_{pre})u(t-t_{post}) \Rightarrow w_{ij}^{LTP} \uparrow \text{ if } |t_{pre} - t_{post}| \downarrow$$

- Time Division Multiplexing
 - Events occur at proper timeslots
 - Long Term Potentiation can only occur in the 2nd timeslot
 - Long Term Depression can only occur in the 1st timeslot
 - Inputs are considered only in the 0th timeslot
- Each pulse of amplitude V is not enough to make a significant change to memristance
- When there's a net difference with amplitude 2V, memristance changes

Neuron spikes in first frame under

U of Michigan - NDR Group 20

STDP-Based Position Detector

	Noise-free	Noisy
Period	1746	1746
Period	786	636
Period	786	1746

Mazumder U of Michigan - NDR Group

SPDT with Memristor

Pulse Width vs. Pre and Post Neuron Spike Times

STDP obtained using memristor synapse

Pulse Width vs. $t_{pre} - t_{post}$

Pre - Post Spike Times (ms)

Neuron Pulse Width Curves (across a synapse)







For LTP case: The Post neuron is at $-V$ while the Pre neuron at $+V$
 For LTD case: The Pre neuron is at $-V$ while the Post neuron at $+V$
 LTP case is taken as positive while the LTD case negative

Prof. Pinaki Mazumder U

Position Detector

	Noise-free	Noisy
Period	2046	2046
Period	684	642
Period	3030	7242

Mazumder U of Michigan - NDR Group



NSF had sponsored the First Memristor Workshop in Nov 2008 soon after the wide scale media coverage and then this workshop with the following objectives:

- To spur research activities – Can we fabricate memristor based circuits without the crossbar architecture? What new applications? How do they compare with others? Demonstration of fabricated chips
- To promote Education – How memristors, memcapacitors, and meminductors will influence teaching of circuit theory, VLSI design, ...? How memristors can be adopted in CMOS chip design projects?
- Resistive Memories – where things stand in industry? what are defect densities? what sort of scattering of delays?

Prof. Pinaki Mazumder U of Michigan - N

End of Talk
 Marcel Proust: Remembrance of the Things Past
Thank You

Prof. Pinaki Mazumder U of Michigan - NDR Group

CNN vs. CNN

Invented by:	Prof. Leon N. Chua Intellectual Giant	Mr. Ted Turner Business Giant
Started:	Ideas conceived in 80's	Started in 1980
Major Milestone:	IEEE TCAS 1988	Challenger Disaster, 1986
Subscriber:		90 Million
World Popularity:	Europe, Japan	Asia and Europe
US Competitor	Intel Chips	Fox News

Prof. Pinaki Mazumder U of Michigan - NDR Group

NRI Workshop on Nano Architectures

Prof. Pinaki Mazumder
 Univ. of Michigan
 Program Director
 Emerging Models & Technologies
 CISE Directorate
 National Science Foundation

NSF@VA CSE-UM@MI

4 Days Friday → 3 Days
 Tuesday

Where Does CNN Belong: ANN, MPP, SPN?

Does it belong to Artificial Neural Network Hierarchy?

Perceptron, Feed Forward Network, Hopfield Network, Boltzmann Machine, Kohonen Self Organizing Map, Recurrent Network, etc.

Features: Learning capability, Back propagation, ...

Is CNN (1988) an Artificial Neural Network?

CNN uses ANN terminologies like neurons and neural network that induce people to consider it as an ANN, but CNN does not allow ANN learning mechanisms like backpropagation.

Michigan - NDR Group

Does CNN Belong to Massively Parallel Processor Hierarchy?

1. Shared Memory Architecture - Sequant and Balance
2. Hypercube - Intel, N-Cube
3. Mesh Architecture like ILLIAC (UIUC), Torus (Japan), Paragon (Intel)
4. Loosely Coupled Architectures like C.mmp and Cm* (CMU)
5. Systolic architectures like iWARP of Intel and CMU
6. Bit Serial Parallel Processor like STARAN and MPP of NASA
7. CNN does not belong here since all of them use Binary Computing.

CNN is a crossbreed between ANN and MPP that can be easily implemented in VLSI as well as Nanoscale.

CNN uses local computation paradigm of cellular network, it is regular and can be replicated and scaled easily to emulate massively parallel computation, and it's model of computation can be extended to Nanoscale

Prof. Pinaki Mazumder U of Michigan - NDR Group

Phasor Diagram of a Q-dot Pair

$$C_0 \frac{dv_{m,n}}{dt} = -f(v_{m,n}) - \frac{4}{R_{12}} v_{m,n} + \frac{1}{R_{12}} (v_{m,n-1} + v_{m,n+1} + v_{m-1,n} + v_{m+1,n}) + J_0$$

Phasor Diagram Prof. Pinaki Mazumder U of Michigan - NDR Group

Nanoscale CNN Model of Computation

CLAN: Cellular Logic Array Network

The salient characteristics of CLAN are:

- Limited fan-out and fan-in requirements
- No long interconnection for global data movement is needed
- No bus structure for sharing information by multiple modules is present
- No module addresses are required because of adjacency charge transfer
- No global clock for data synchronization is necessary
- Tessellation property of the architecture leads to scalability of design
- Massively parallel input capability
- Massively parallel output capability

Prof. Pinaki Mazumder U of Michigan - NDR Group

of Michigan - I

QUANTUM DOT ARRAY FOR IMAGE PROCESSING

Analytical Tunneling Measured Values of Current and Parasitic Current in z-direction Of Fabricated Quantum Dot Array

VCU Circuit parameters based on measured values

- Single dot: $R_{tunnel} = 640 \text{ M}\Omega$
- Single dot: $C_{tunnel} = 5 \text{ aF}$
- Single dot: Peak current = 1.8 nA
- Superdot (1 pixel = 6400 dots): $R_{tunnel} = 8 \text{ M}\Omega$
- Superdot: $C_{tunnel} = 4 \text{ fF}$
- Superdot: Peak current = 0.1 μA

VIDEO MOTION DETECTION BY QUANTUM DOTS

Input images Filtered Output Prof. Pinaki Mazumder U of Michigan - NDR Group

Motion Detection Using Quantum Dots

Univ. of Michigan '05

Quantum Dot based Cellular Nonlinear Networks with Motion Estimation Capability

Univ. of Michigan - NDR Group

Biological Neuron Model

Ionic Transport in Biological Neuron & its Silicon Implementation

Hodgkin-Huxley Model

$$C_m \frac{dV(t)}{dt} = - \sum I_i(t, V)$$

U of M Memristor Model

Impacts of Prof. Chua's Pioneering Inventions of CNN and Memristor

Nanoscale Architectures, Nonlinear Circuits & Brain-like Computing

Current Capability

The Exponential Growth Drives the Societal Economics

> 1 GW digital computer

< 50 W Brain

Using Memristor one can implement Hebbian and Reinforcement Learning using SPIKE mode of operation

Using nanoscale CNN one can implement biological organs of sensing actuation network similar to eye, muscles, etc.

Univ. of Michigan - NDR Group