

•**Resume:** [[Pdf version](#)]

•**Publications:** Books [[Coauthored](#)]; [[Archival Papers](#); [Edited Books](#); [Book Chapters](#); [Technical Reports](#)]

PDF version of archival papers are available at [IEEE Xplore](#).

•**Research Accomplishments and Current Projects:**

Summary of Accomplishments: 1) Nanocircuits, Nanoarchitectures and CAD Tools for Nanosystems

[[Overview PPT1](#)], 2) Nanoscale and Very Deep Submicron CMOS VLSI Systems [[Overview PPT2](#)],

3) Semiconductor Memory Systems [[Overview PPT3](#)], and 4) VLSI Layout Automation [[Overview PPT4](#)].

Overview of Sponsored Research Projects: [[Overview Chart](#)]

Description of Research Projects:

•Nanocircuits and Nanoarchitectures using RTD's and Quantum Dots (ONR, NSF, KG)

•Plasmonics Interconnect Modeling: Nanoarrays, Nanowires and Nanoholes (AFOSR)

•Quantum MOS Circuits on CMOS Substrates (DARPA, NSF, TI)

•Modeling and Simulation Tools for Nano and Quantum Electronic Circuits (DARPA, ONR, NSF, KG)

•Ultrafast Circuit Design with Compound Semiconductor Devices (DARPA, NSF, NEC, HRL, NL)

•Very Deep Submicron CMOS VLSI Systems Design (ARO, NSF, SM)

•CMOS Semiconductor Memory Testing, Fault Tolerance, and Reliability (ARO, NSF, DEC)

•Full-chip Three-Dimensional Simulation using Finite Difference - Transmission Line Matrix (ONR)

•CMOS VLSI Layout Automation: Self-repairable Memory Compilers, Placement and Routing Tools (DEC, BNR, IBM and GM)

•Very Deep Submicron CMOS VLSI Reliability Issues:

+ Electromagnetic Radiation Effects on Digital Circuits (AFOSR)

+ Simultaneous Switching Noise Effects on Caches and SRAM's (NSF)

+ Full-Chip Dynamic Noise Modeling (NSF)

+ Differential Quadrature Method for Interconnect Delay and Timing Modeling (ONR)

+ Full-Chip Thermal Modeling by Green's Function (NSF, AFOSR)

Names of Sponsors of Above Research Projects

(1) National Science Foundation (NSF), (2) Defense Advanced Research Projects Agency (DARPA), (3) Office of Naval Research (ONR),

(4) Army Research Office (ARO), (5) Air Force Office of Scientific Research (AFOSR), (6) State of Michigan (SM),

(7) Nippon Electric Company (NEC), (8) Bell Northern Reserach Laboratory (BNR), (9) General Motors (GM),

(9) Digital Equipment Corporation (DEC), (10) International Business Machines (IBM), (11) NanoLogic (NL),

(12) Korean Government Tera and Nanoelectronics Research (KG), (13) Texas Instruments (TI), (14) Hughes Research Lab (HRL)

Teaching

[EECS 270: Digital Logic Design](#)

[EECS 312: Digital Integrated Circuit Design](#)

[EECS 427: VLSI Design](#)

[EECS 527: VLSI Layout Automation](#)

[EECS 570: Parallel Architecture](#)

[EECS 579: Digital System Testing](#)

[EECS 598: Nanocircuits and Nanoarchitectures \(F 06\)](#)

K-12 Education Software Development: [[MathGuru](#)]

Invited Talks: [[Prof. Mazumder's Presentations](#)]


NDR Group: Contact Prof. Mazumder at mazum@eecs.umich.edu

Home Page of PINAKI MAZUMDER
<http://www.eecs.umich.edu/~mazum>



Research Projects & Sponsors

PI: Prof. Pinaki Mazumder, University of Michigan



Quantum/Nano Systems Research Overview

Prof. P. Mazumder, NDR Group

Challenges: From Quantum Physics to Circuit Theory and Software Tools


CAD Tools	Circuits	Theory	Fabrication
<p>Q-Spice</p> <ul style="list-style-type: none">* QMOS* HEMT/HBT <p>QModel</p> <ul style="list-style-type: none">* RTD* Quantum Dots & Wires <p>QUECDOE</p> <ul style="list-style-type: none">* 3-D Opt <p>VEDICS</p> <ul style="list-style-type: none">* FD-TLM* Full Chip	<ul style="list-style-type: none">■ New Logic Families■ MVL Circuits■ Memories■ Nanopipelining■ Correlator, DDFS■ Turbocode Decoder■ Cellular Nonlinear Networks (CNN)■ Quantum Dot Image and Video Processors■ Plasmon Nanowire	<ul style="list-style-type: none">■ PDE and ODE based Nonlinear Circuit Analysis■ Quantum Physics based RTD & QD Modeling■ FD-TLM Ckt. Simulation	<ul style="list-style-type: none">■ SiO₂/Si-Ge based QMOS NRL, OSU■ InP based RTD+HEMT Raytheon■ InP based RTD+HBT KAIST, HRL■ GaSb Based RTD+HEMT HRL, ND

Nano-scale CMOS Design Issues


Prof. P. Mazumder, NDR Group

EM Effects on VLSI Circuits	Thermal Modeling of a 3-D Chips	Device and Interconnect Modeling	Statistical Timing Analysis	Dynamic Noise Analysis
Chebyshev's Approx & Pade Approx. for Distributed Noise Sources	Green's Function based full-chip thermal analysis	Envelope Function based quantum tunnel modeling of Nanoscale CMOS FET	Multivariate Normal Distributions for multi-input Domino gates	Dynamic Noise Margins and Algorithms for Noise Analysis
Finite Difference Quadrature Method	Direct Cosine Transform and IDCT for Fast Computation	Differential Quadrature Method (DQM) for Interconnect Delay Modeling	Min/Max Correlation Analysis through Recursive Moment computation	Simultaneous Switching Noise Estimation
	Hankel Transformation for Fast Computation			Coupling Noise Modeling for Automatic Routers


Quantum Tunneling Systems: Prof. Pinaki Mazumder, NDR Group




Nanopipelining
Increases Speed




Bistability Improves
Speed & Noise Margin
In Dynamic Circuits




Reduces DRAM Power
Consumption by X1000



Quantum Dot Array for
Video Image Processing




Multivalued Logic Provides
Dense Integration & High Speed




Quantum Integrated
Circuits: Designed at UM
And fabricated by
Texas Instruments



Edge Detection



Line Detection



Color Extraction




Image Processing by Quantum Dot Array

RAM Research Overview

Circuit Techniques	Test Algorithms	Error Correction	Self Repair	Compiler
<ul style="list-style-type: none"> • DFT for DRAM <i>TC-89</i> • DFT for CAM <i>TCAD-88</i> • DFT for random test <i>JETTA-92</i> • BIST for RAM <i>TIE-89</i> • ASIC for memory testing <i>JSSC-91</i> 	<ul style="list-style-type: none"> • Parallel PSF <i>DAC-87, ITC-87</i> • Parallel parametric tests <i>JSSC-89</i> • Parallel stress tests <i>JETTA-94</i> • Tests for device-related faults <i>TCAD-93</i> • Board-level test <i>JETTA-2000</i> 	<ul style="list-style-type: none"> • Double-bit ECC <i>JSSC-92</i> • Parallel signature analyzer based ECC <i>JSSC-93</i> • Projective geometric code <i>TC-93</i> • Radiation study • Reliability analysis 	<ul style="list-style-type: none"> • Pseudo-analog adaptive circuits for self-repair <i>TCAD-96</i> • Digital adaptive circuits for self-repair <i>TCAD-93</i> • Generalized adaptive self-repair circuit techniques <i>TCAD-92,93</i> 	<ul style="list-style-type: none"> • RAM compiler <ul style="list-style-type: none"> - Self-testing - Self-repair <i>EDAC-99</i> • ROM compiler <ul style="list-style-type: none"> - Self-testing - Self-repair <i>ICCD-99</i> <i>VLSIJ-99</i>

- Books written by P. Mazumder
 - ◆ Testing and Testable Design of High-Density RAM, 1996
 - ◆ Fault Tolerance of RAM, 2000
 - ◆ Circuit Techniques for DRAMs (under preparation)



Layout Research Overview

Layout Algorithms	Parallel Multilayer Routing	New Data Structures For Layout	Layout Algorithms for On-Chip Parallel Processing
<ul style="list-style-type: none"> • Distributed genetic Algorithm <i>TCAD-93</i> • Genetic-Algorithm-Based: <ul style="list-style-type: none"> - multiway partitioning <i>PH-99</i> - standard-cell placement <i>VLSIJ-91</i> - gate matrix <i>IEE Proc.-94</i> 	<ul style="list-style-type: none"> • Hexagonal Array for Concurrent 3-D Maze Routing • Multilayer Routing Models on Polymorphic Arrays <i>TCAD-90, TVLSI-93</i> • Switchbox Routing <i>IEE Proc.-95</i> • Channel Routing • Maze Routing • Area Routing • Chord Routing 	<ul style="list-style-type: none"> • Quad Tree Data Structure and Planar Tessellations <i>CVGIP-87</i> • Oct Tree Data Structures and 3-D Tessellations 	<ul style="list-style-type: none"> • Asymptotic Modeling of VLSI <i>ICPP-87</i> • Interconnect Network Evaluation <i>TC-87</i> <ul style="list-style-type: none"> -topological mapping -evaluation criteria -evaluation technique • Cellular Embedding Techniques <i>IEE Proc.-92</i> <ul style="list-style-type: none"> -Yield-related layout techniques

