Combinational Automatic Test-Pattern Generation (ATPG) Basics

- Algorithms and representations
- Structural vs. functional test
- Definitions
- Search spaces
- Completeness
- Algebras
- Types of Algorithms

Origins of Stuck-Faults

- Eldred (1959) First use of structural testing for the Honeywell Datamatic 1000 computer
- Galey, Norby, Roth (1961) First publication of stuck-at-0 and stuck-at-1 faults
- Seshu & Freeman (1962) Use of stuckfaults for parallel fault simulation
- Poage (1963) Theoretical analysis of stuck-at faults





Functional vs. Structural (Continued)

- Functional ATPG generate complete set of tests for circuit input-output combinations
 - 129 inputs, 65 outputs:
 - ²¹²⁹ = 680,564,733,841,876,926,926,749,
 - 214,863,536,422,912 patterns
 - Using 1 GHz ATE, would take 2.15 x 10²² years
- Structural test:
 - No redundant adder hardware, 64 bit slices
 - Each with 27 faults (using fault equivalence)
 - At most 64 x 27 = 1728 faults (tests)
 - Takes 0.000001728 s on 1 GHz ATE
- Designer gives small set of functional tests augment with structural tests to boost coverage to 98* %

Definition of Automatic Test-Pattern Generator

- Operations on digital hardware:
 - Inject fault into circuit modeled in computer
 Use various ways to activate and propagate fault effect through hardware to circuit output
 - Output flips from expected to faulty signal
- Electron-beam (E-beam) test observes internal signals -*picture* of nodes charged to 0 and 1 in different colors
 Too expensive
- Scan design add test hardware to all flip-flops to make them a glant shift register in test mode
 - Can shift state in, scan state out
 - Widely used makes sequential test combinational
 Costs: 5 to 20% chip area, circuit delay, extra pin, longer test sequence

Circuit and Binary Decision Tree



Binary Decision Diagram

- BDD Follow path from source to sink node product of literals along path gives Boolean value at sink
- Rightmost path: $A \overline{B} \overline{C} = 1$
- Problem: Size varies greatly with variable order



Algorithm Completeness

- Definition: Algorithm is complete if it ultimately can search entire binary decision tree, as needed, to generate a test
- Untestable fault no test for it even after entire tree searched
- Combinational circuits only untestable faults are *redundant*, showing the presence of unnecessary hardware

Algebras: Roth's 5-Valued and Muth's 9-Valued

Symbol	Meaning	Good Machine	Failing Machine
D	1/0	1	0
D	0/1	0	1 Roth's
0	0/0	0	0 Algebra
1	1/1	1	1 Ŭ
Х	X/X	Х	Х
G0	0/X	0	Х
G1	1/X	1	X Muth's
FO	X/0	Х	⁰ Additions
F1	X/1	X	1

Roth's and Muth's Higher-Order Algebras

- Represent two machines, which are simulated simultaneously by a computer program:
 - Good circuit machine (1st value)
 - Bad circuit machine (2nd value)
- Better to represent both in the algebra:
 - Need only 1 pass of ATPG to solve both
 - Good machine values that preclude bad machine values become obvious sooner & vice versa
- Needed for complete ATPG:
 - Combinational: Multi-path sensitization, Roth Algebra
 - Sequential: Muth Algebra -- good and bad machines may have different initial values due to fault

Exhaustive Algorithm

- For n-input circuit, generate all 2ⁿ input patterns
- Infeasible, unless circuit is partitioned into cones of logic, with ≤ 15 inputs
 - Perform exhaustive ATPG for each cone
 - Misses faults that require specific activation patterns for multiple cones to be tested



Boolean Difference Symbolic Method (Sellers *et al.*)



 $f_j = F_j(g, X_1, X_2, ..., X_p)$ $f_j = F_j(g, X_1, X_2, ..., X_p)$ $1 \le j \le m$ $X_i = 0 \text{ or } 1 \text{ for } 1 \le i \le n$

Boolean Difference (Sellers, Hsiao, Bearnson)

- Shannon's Expansion Theorem: $F(X_1, X_2, ..., X_n) = X_2 \bullet F(X_1, 1, ..., X_n) + \overline{X_2} \bullet F(X_1, 0, ..., X_n)$ Boolean Difference (partial derivative):
- $\frac{\partial F_{j}}{\partial g} = F_{j} (1, X_{1}, X_{2}, ..., X_{n}) \oplus F_{j} (0, X_{1}, ..., X_{n})$ = Fault Detection Requirements: $\frac{G(X_{1}, X_{2}, ..., X_{n}) = 1}{\frac{\partial F_{j}}{\partial x_{i}} = F_{j} (1, X_{1}, X_{2}, ..., X_{n}) \oplus F_{j} (0, X_{1}, ..., X_{n}) = 1$





Path Sensitization Method Circuit Example

Try simultaneous paths f - h - k - L and g - l - j - k - L blocked at k because



Path Sensitization Method Circuit Example

Final try: path g-I-J-k-L- test found!



Boolean Satisfiability
= 2SAT:
$$x_I \overline{x}_J + x_J \overline{x}_k + x_I \overline{x}_m \dots = 0$$

 \vdots
 $x_p x_y + x_r \overline{x}_s + x_t \overline{x}_u \dots = 0$
= 3SAT: $x_I \overline{x}_J x_k + x_J \overline{x}_k \overline{x}_l + x_I \overline{x}_m \overline{x}_n \dots = 0$
 \vdots
 $x_p x_y + x_r \overline{x}_s \overline{x}_t + x_t x_u \overline{x}_v \dots = 0$



Pseudo-Boolean and Boolean False Functions

- Pseudo-Boolean function: use ordinary + -integer arithmetic operators
 - Complementation of x represented by 1 x
 - *F_{pseudo—Bool}* = 2 *z* + *a b* − *a z* − *b z* − *a b z* = 0
- Energy function representation: let any variable be in the range (0, 1) in pseudo-Boolean function
- Boolean false expression: $f_{AND}(a, b, z) = z \oplus (ab) = \overline{a z + b z + a b z}$

- AND Gate Implication Graph
- Really efficient
- Each variable has 2 nodes, one for each literal
- If ... then clause represented by edge from if literal to then literal
- Transform into transitive closure graph When node true, all reachable states are true
- ANDing operator
 used for 3SAT relations



Computational Complexity

Ibarra and Sahni analysis – NP-Complete (no polynomial expression found for compute time, presumed to be exponential)

Worst case:

- no_pl inputs, 2 no_pl input combinations no_ff flip-flops, 4 ^{no_ff} initial flip-flop states (good machine 0 or $1 \times$ bad machine 0 or 1) work to forward or reverse simulate n logic gates a n
- Complexity: $O(n \times 2^{no_pi} \times 4^{no_ff})$

History of Algorithm Speedups

Algorithm	Est. speedup over D-ALG (normalized to D-ALG time)	Year
D-ALG	1	1966
PODEM	7	1981
FAN	23	1983
TOPS	292	1987
SOCRATES	1574 † ATPG System	1988
Waicukauski et al.	2189 † ATPG System	1990
EST	8765 † ATPG System	1991
TRAN	3005 † ATPG System	1993
Recursive learning	485	1995
Tafertshofer et al.	25057	1997

Analog Fault Modeling Impractical for Logic ATPG

- Huge # of different possible analog faults in digital circuit
- Exponential complexity of ATPG algorithm

 a 20 flip-flop circuit can take days of
 computing
 - Cannot afford to go to a lower-level model
- Most test-pattern generators for digital circuits cannot even model at the transistor switch level (see textbook for 5 examples of switch-level ATPG)