EECS 498/598: Nanocircuits and Nanoarchitectures

Instructor: Prof. Pinaki Mazumder

Tuesday and Thursday @ 3:00 - 4:30 p.m.

Lecture 1: Introduction to Nanoelectronics

Fall 2006 Prof. P. Mazumder

EECS 498/598: Nanocircuits and Nanoarchitectures

Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5)

Lectures 2: ITRS Nanoelectronics Road Map (Sept 7)

Lecture 3: Nanodevices; Guest Lecture by Prof. Lu (Sept. 12)

Lecture 4: Overview of Photonics Device; Guest Lecture by Prof. Ku (Sept. 14)

Lectures 5: Quantum Device Modeling for Nano-CAD (Sept 19)

Lectures 6-8: RTD-Based Digital Circuit Design (Sept 21, 26, 28)

<u>Lectures 9-12:</u> Class Presentations (ITRS) (Sept. 30, Oct. 3, Oct. 5, Oct. 10)

Lecture 13: Cellular Nonlinear Network Nanoarchitectures (Oct 12)

Lecture 14: Quantum-Dot Based Logic and Local Computational Models (Oct 19)

Lectures 15 & 16: Molecular Electronics Circuits (Oct 24, Oct 26)

Lectures 17-21: Class Presentations (Oct. 31, Nov 2, Nov 7, Nov 9, Nov 14)


<u>Lecture 22:</u> Nano Tube/Nano Wire Based Digital Logic Design (Nov 16) <u>Lectures 23 & 24:</u> Quantum Cellular Array Based Logic Circuits (Nov 21, Nov 28) <u>Lectures 26: Miscellaneous Topics like Photonics, Plasmonics, Quantum Computing, etc. (Nov 28)</u> <u>Lectures 26-29:</u> Project Presentations (Dec 1, Dec 5, Dec 7, Dec 12)


Fall 2006 Prof. P. Mazumder


Lecture #1


How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices? About the Course

Fall 2006 Prof. P. Mazumder









Definition of Nanotechnology

"Working at the atomic, molecular, supermolecular levels, in the length scale approximately 1-10 nm range, in order to understand and create materials, devices and systems with fundamentally new properties and functions because of their small structure" --- Mike Roco, National Nanotechnology Initiative (NNI).


However, Intel prefers the range from 1-100 nm so that conventional CMOS devices (< 90 nm) are part of Nanoelectronics Evolution.


Fall 2006 Prof. P. Mazumder

Multiple Perspectives of Roadmap for Nanoelectronics


- Intel Perspective (shrinking driven)
 → Nano-scale CMOS, Nanowire FET, Carbon Nano Tube (CNT) FET
- Brick Wall Perspective → Post CMOS Devices in post-shrinking era
- <u>Concurrent Advancements</u> (ITRS Roadmap)
- · Evolutionary v. Revolutionary Devices


Fall 2006 Prot. P. Mazumde





















































EECS 498/598: Nanocircuits and Nanoarchitectures

Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5)

Lectures 2: ITRS Nanoelectronics Road Map (Sept 7)

Lecture 3: Nanodevices; Guest Lecture by Prof. Lu (Sept. 12)

Lecture 4: Overview of Photonics Device; Guest Lecture by Prof. Ku (Sept. 14)

Lectures 5: Quantum Device Modeling for Nano-CAD (Sept 19)

Lectures 6-8: RTD-Based Digital Circuit Design (Sept 21, 26, 28)

Lectures 9-12: Class Presentations (ITRS) (Sept. 30, Oct. 3, Oct. 5, Oct. 10)

Lecture 13: Cellular Nonlinear Network Nanoarchitectures (Oct 12)

Lecture 14: Quantum-Dot Based Logic and Local Computational Models (Oct 19)

Lectures 15 & 16: Molecular Electronics Circuits (Oct 24, Oct 26)

Lectures 17-21: Class Presentations (Oct. 31, Nov 2, Nov 7, Nov 9, Nov 14)

<u>Lecture 22:</u> Nano Tube/Nano Wire Based Digital Logic Design (Nov 16) <u>Lectures 23 & 24:</u> Quantum Cellular Array Based Logic Circuits (Nov 21, Nov 28) <u>Lectures 26: Miscellaneous Topics like Photonics, Plasmonics, Quantum Computing, etc. (Nov 28)</u> <u>Lectures 26-29:</u> Project Presentations (Dec 1, Dec 5, Dec 7, Dec 12)

Prof. P. Mazumder

Evaluation Criteria:

- 1. In-class presentation (2)
- Written assignment related to presentation
- 3. Final project → To be discussed

Final Report Presentation

Grading: Average grade: A- (undergrad) Average grade: A → A- (grad)

Points Allocation: Two presentations (30%) Two assignments (20%) Final Project (50%)

(distribution is subject to change)

Fall 2006 Prof. P. Mazumder

END OF LECTURE 1

Fall 2006 Prof. P. Mazumder


EECS 498/598: Nanocircuits and Nanoarchitectures

Instructor: Prof. Pinaki Mazumder

Tuesday and Thursday @ 3:00 - 4:30 p.m.

Lecture 2: ITRS Roadmap & Nano Devices

Fall 2006 Prof. P. Mazumder



ITRS ROADMAP FOR EMERGINE MODELS & TECHNOLOGIES

- MEMORY ARRAYS
 LOGIC CIRCUITS
- ARCHITECTURES


RISK & PAYOFF; CHALLENGES & OPPORTUNITIES


	Table	62b Emergi	ng Research	Memory De	vices-Exper	imental Para	ameters	
Storage Mechanizm	Baseline 2004 Technologies		Phase Change Memory*	Floating Body DRAM	Nano-floating Gate Memory	Single-Few Electron Memories	Insulator Resistance Change Memory [C.D.E]	Molecular Memories
	4	弄	1	J÷L	垚	131	4	1
Device Types	DRAM	NOR Flash	OUM	1TDRAM	Engineered tunnel barrier or nanocrystal	SET	MIM	Bistable switch
Availability	2004	2004	-2006	-2006	>2006	>2007	-2010	>2010
Cell Elements	ITIC	1T	1T1R	1T	117	1T	1T1R	1TIR
F Value	90 mm	90 nm	100 nm	130 nm ^[A,B]	80 nm	50 nm ^[O]	Not known	40-150 nm
Cell Size	8F ² 0.065 μm ² 1T	12.5F ² 0.101 μm ² 1T	-6F ² 0.06 μm ² 1T	9 to 13F ^{2 [B]}	4 to 10F ² 0.04 μm ²	200F ^{2 [G]} -0.5 μm ²	80 μm ^{2 [C]}	9F ² ~0.01 μm ²
Access Time	<15 ns	~80 m	<100 ms	3 ms[A.B]	80 ns ^[F]	Not known	2 ms ^[C]	Not knows
Store Time	<15 na	~1 ms	<100 ns	3 ms[A,B]	100 ms ^[F]	5 ns ^[O]	100 ns ^[C]	-sec ^[I]
Retention Time	64 ms	10-20 yrs	>10 yrs	10–15 ms ^[B] (85°C)	>1 week ^[F]	>1 min ^[G]	1 year ^[D]	440 sec ^[H] -month ^[I]
E/W Cyclet	Infinite	>1E5	>1E13	Not known	1E9 ^[F]	Not known	>1E3 ^[D]	1E2 ^[3]


	Table 63b Emerging Research Logic Devices—Experimental Parameters							
Availability	Sequence	1	2	2-3	2-3	4	5	6
Device	4	0		-\-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		•		
	FET	RSFQ ^[Z]	1D Structures	Resonant Tunneling Devices	SET	Molecular	QC4	Spin transistor
Турез		n	CNT FET ^[F,G,H]	MOBILE ^[1] MVL RTI ^[7]	AND ^[L] NOT ^[M,N] OR ^[O]	2-terminal [V,W,X,Y]	E: QCA ^[P,Q,R] * M: QCA ^[S,T]	Spin-valve ^[U]
Supported Architectures				See	Table 63a			
Cell Size (Spatial Pitch)	100 nm	46 µm	10 µm	3 µm ^[K]	10 μm ^[1] 100 μm ^[L,M] 1 μm ^[N]	120 mm	E: 5.8 µm ^{[P]*} M: 250 nm ^[S,T]	2 mm
Density (Devices/cm ²)	3E9	5E4	Not known	Not known	Not known	6E9	M: 2E9	Not known
Switch Speed	700 GHz	51-80 GHz	220 Hz	700 GHz	1 MHz ^[L]	2 Hz	Not known	Not known
Circuit Speed	30 GHz	20 GHz	Not known	Not known	Not known	Not known	H:0.03-0.1 Hz ^{[Q,R,0}] M: 27 Hz ^[T]	Not known
Switching Energy; Jan	2×10 ⁻¹⁸	1.14×10 ¹⁷ [>8×10 ⁻¹⁶]	10 ⁻¹⁰	10 ^{-13 [Z]}	8×10 ⁻¹⁷ [] [>1.3×10 ⁻¹⁴]	10 ⁻⁹	E: 4×10 ⁻²³ [>8×10 ⁻¹⁹][R] M: 6×10 ⁻¹⁸	Not known

			##0		THE REPORT OF
Architecture Implementations	Cellular Array Implementations		Defect Tolerant Implementations	Biologically Inspired Implementations	Coherent Quantum Computing
	Quantum Cellular Automata	Cellular Nonlinear Networks			
Application Domain	Not demonstrated	Fast image processing Associative memory Complex signal processing	Reliable computing with user liable devices (such as SETs with background noise) Historical examples include WSI Teramac FPGA implementations	Goal-driven computing using simple and recursive algorithms High computational efficiency through data compression algorithms	Special algorithms such as factoring and deep data searches
Device And Interconnect Implementations	Arrays of nanodots or molecular assemblies	Resonant tunneling devices	Molecular switches, Crossed arrays of 1D structures Switchable interconnects	Molecular organic and bio-molecular devices and interconnects	Spin resonance transastors NMR devices Single flux quantum devices Photomes

< 40 <50 >50	Table 66 Technology Performance and Risk Evaluation for Emerging Research Memory Device Technologies (Potential/Risk)							
Memory Device Technologies (Potential/Risk)	Performance [A]	Architecture compatible [B]*	Stability and reliability [C]	CMOS compatible [D]**	Operate temp [E]***	Energy efficiency [F]	Sensitivity $\Delta(parameter)$ [G]	Scalabilit [H]
Floating Body DRAM	2.3/2.3	3.0/3.0	2.0/2.7	3.0/3.0	3.0/3.0	2.0/3.0	2.3/2.9	2.8/2.7
Phase Change Memory	2.6/2.9	2.2/3.0	2.3/2.2	2.2/3.0	3.0/3.0	1.8/2.7	2.1/2.1	2.7/2.2
Nano-floating Gate Memory	3.0/2.2	2.9/3.0	2.0/2.7	3.0/3.0	3.0/3.0	2.1/2.8	1.6/2.0	2.4/2.0
Insulator Resistance Change Memory	2.4/2.1	2.7/2.7	2.2/2.4	2.1/2.8	3.0/2.9	2.8/2.0	2.1/2.0	2.7/2.4
Molecular Memory	1.6/1.2	1.8/2.0	1.8/1.4	1.9/2.1	2.8/2.3	2.3/1.9	2.1/1.7	2.6/2.2
Single/Few Electron Memory	1.1/1.3	1.9/1.3	1.1/1.0	2.4/1.9	1.3/1.3	2.4/1.2	1.3/1.0	2.6/1.4








Device	Possible Advantages applications		Disadvantages	Remarks		
Single-electron transistors (SET)	Logic element	Small size Low power	Sensitive to background charge instability. High resistance and low drive current. Cannot drive large capacitive (wiring) loads. Requires geometries «10 nm for room-temperature operation.	Use of Coulomb blockade in nanocrystal "floating-gate"- type nonvolatile memory demonstrated. May improve retention time.		
Quantum dot (quantum cellular automata)	Logic element	Small size	Multiple levels of interconnection across long distance difficult. Room-temperature operation difficult. New computation algorithms required. Method of setting the initial state of the system not available. Single defect in line of dots will stop propagation.	Devices demonstrated at low temperatures. QCA architectures extensively investigated.		


Resonant tunneling diode (RTD)	Logic element Dynamic memory	1. Small size	Tunneling process sensitive to small film thickness (tunneling distance) variation, leading to process control difficulties. Requires dc bias, large standby power consumption. Multivalue logic sensitive to noise margin Speed of RTD circuits likely to be determined by the conventional devices required in the circuit.	Small- to medium-scale circuits demonstrated. M demonstrations on III-V compound semiconducto
Rapid single-flux quantum (RSFQ) device	Logic element	Very high speed possible	Requires liquid helium temperature, Lacks a high-density random-access memory. Requires tight process tolerance,	Very-high-speed (THz) circuits demonstrated.
Fall 2000		Froi	. r. mazumaer	


Two-terminal molecular devices	Logic element Memory	1. Small size	No inherent device gain. Scaling to large memory size may be difficult without gain. Placement of molecules in a circuit difficult and not yet demonstrated. Temperature stability of organic molecules may be problematic.	Sixteen-bit cross-point memory demonstrated.
Carbon nanotube FET	Logic element	Ballistic transport (high speed) Small size	Placement of nanotubes in a circuit difficult and not yet demonstrated. Control of electrical properties of carbon nanotube (size, chirality) difficult and not yet achieved.	Device scaling properties not yet explored. Inverter circuit demonstrated.
DNA computing	Logic element	1. High parallelism	Imperfect yield. General-purpose computing not possible.	


Technology	T _{min} sec	T _{max} sec	CD _{min} m	CD _{max} m	Energy J/op	Cost min \$/gate	Cost max \$/gate
Si CMOS	3E-11 ¹²¹	1E-6	8E-9	5E-6	4E-18	1E-11	3E-3
RSFQ	1E-12	5E-11	3E-7	1E-6	2E-18	1E-3	1E-2
Molecular	1E-8	1E-3	1E-9	5E-9	1E-20	1E-12	1E-10
Plastic	1E-4	1E-3	1E-4	1E-3	4E-18	1E-7	1E-6
Optical (digital, all optical)	1E-16	1E-12	2E-7	2E-6	1E-12	1E-3	1E-2
NEMS (conservative)	1E-7	1E-3	1E-8	1E-7	1E-21	1E-8 ¹²²	1E-6
Biologically Inspired	1E-13	1E-4	6E-6	5E-6	3E-25	5E-4	3E-1
Quantum	1E-16	1E-15	1E-8	1E-7	1E-21	1E3	1E5
In this table T stands intrinsic operational e					nension (e.g., ph	vsical gate lengtl), Energy is the


Device	Multiple Gate FETs								
	N-Gate (N>2) FETs	Double-gate FETs							
			indian (Orain				
Concept	Tied gates (number of channels >2)	Tied gates, side-wall conduction	Tied gates planar conduction	Independently switched gates, planar conduction	Vertical conduction				
Application/ Driver	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	LOP and LSTP CMOS	HP, LOP, and LSTP CMOS				
Advantages	Higher drive current 2× thicker fin allowed	Higher drive current Improved subthreshold slope Improved short channel effect	Higher drive current Improved subthreshold slope Improved short channel effect	Improved short channel effect	Potential for 3D integration				
Particular Strength	Thicker Si body possible	Relatively easy process integration	Process compatible with bulk and on bulk wafers Very good control of silicon film thickness	Electrically (statically or dynamically) adjustable threshold voltage	Lithography independent Lg				
Potential weaksess	Limited device width Corner effect	Fin thickness less than the gate length Fin shape and aspect ratio	Width limited to «1 μm	Difficult integration Back-gate capacitance Degraded subthreshold slope	Junction profiling difficult Process integration difficult Parasitic capacitance Single gate length				


























Factor 1 Individual Performance Potential for each Technology Evaluation Criterion

	Substantially exceeds CMOS
3	 or is compatible with CMOS architecture
3	** or is monolithically integrable with CMOS wafer technology
	***or is compatible with CMOS operating temperature
	Comparable to CMOS
.	* or can be integrated with CMOS architecture with some difficulty
2	** or is functionally integrable (easily) with CMOS wafer technology
	***or requires a modest cooling technology, T \geq 77K
	Substantially (2×) inferior to CMOS
.	 or can not be integrated with CMOS architecture
1	** or is not integrable with CMOS wafer technology
	***or requires very aggressive cooling technology, T < 4K.

Factor 2 Individual Risk Assessment for each Technology Evaluation Criterion

 	2, 2
3	Solutions to accomplish most of the Technology Evaluation Criteria for the Technology Entry are known resulting in lowest risk
2	Concepts to accomplish most of the Technology Evaluation Criteria have been proposed for the Technology Entry and are judged to be of moderate risk
1	No solutions or concepts have been proposed accomplish most of the Technology Evabation Criteria for the Technology Entry and are judged to be of highest risk.

Fall 2006 Prof. P. Mazumder

Overall Performance and Risk Assessment (OPRA) = Sum [(Performance Potential) x (Risk Assessment)]
(Summed over the eight Evaluation Criteria for each Technology Entry)
Maximum Overall Performance and Risk Assessment (OPRA) = 72
Minimum Overall Performance and Risk Assessment (OPRA) = 8

Overall Performance and Risk Assessment for Technology Entries

Potential for the Technology Entry is projected to be significantly better than silicon
CMOS (compared using the Technology Evaluation Criteria) and solutions to
accomplish the most of the Technology Evaluation Criteria are known resulting in
lowest risk (OPRA ± 50)

Potential for the Technology Entry is projected to be comparable to or slightly less
than silicon CMOS (compared using the Technology Evaluation Criteria) and concepts
to accomplish most of the Technology Evaluation Criteria are proposed and are
judged to be of moderate risk (OPRA = 40 - 49)

Potential for the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and concepts to
accomplish a few of the Technology Evaluation Criteria and no solutions or
concepts have been proposed accomplish most of the Technology Evaluation Criteria
and are judged to be of highest risk (OPRA < 30)

Relevance Criteria Notes for Tables 00 and 0/:

[4] Performance—Future performance metrics will be very similar to current performance metrics. They are cost, size, speed and energy dissipation.

[B] Architectural compatibility—This criterion is motivated by the same set of concerns that motivate the CMOS compatibility, namely the ability to utilize the existing CMOS influstructure that currently exists. The architectural compatibly is defined in terms of the logic system and data representation used by the alternative technology. CMOS utilizes Boolean logic and a binary data representation and ideally, the alternative technology and lased to do so as well.

[C] Sability and reliability—As derices approach the atomic scale, structural compositional stability to thermal fluctuations becomes a significant concern. Any realistic alternative derice must show structural stability at room temperature for at least 7 years.

[D] CMOS compatibility—The semiconductor industry has been based for the last 40 years on incremental scaling of device dimensions to achieve

[D] CMOS compatibility—The semiconductor industry has been based for the last 40 years on incremental scaling of device dimensions to achieve performance gains. The principle economic benefit of such an approach is it allows the industry to fully apply previous technology investments to future products. Any alternative technology will need to tallize the tremendous investment in infrastructure to the highest degree possible.

[E] Room temperature operation—Room temperature operation is desirable because advanced cooling systems can add substantially to the cost.

[F] Energy efficiency—Energy efficiency appears likely to be the limiting factor of any post CMOS device using electric charge or electric current as a state variable. It also appears likely that it will be dominant criterion in determining the ultimate applicability of alternate state variable devices.

[G] Sensitivity to parametric variation—As devices approach the atomic scale, they become very sensitive to manufacturing and environmental

[G] Smattrity to parametric variation—As devices approach the atomic scale, they become very sensitive to manufacturing and environmental variations. Thus parametric sensitivity is an important criterion for evaluation of alternative technologies. The goal should be a device that is affected but not dominated by parametric variations.

[H] Scalability—In order to derive the economic benefit of incrementalism, any alternative technology should be scalable through multiple generations. It will be desirable to make incremental modifications to the alternative technology and achieve integer multiples of performance. In other words, it should be possible to articulate a Moore's law for the proposed technology.

Fall 2006 Prof. P. Mazumder

