Dynamic Noise Analysis: Definitions, Models and Tool

GSRA: Li Ding

Presented by: Professor Pinaki Mazumder

Department of Electrical Engineering and Computer Science The University of Michigan, Ann Arbor MI 48109, USA Email: <u>mazum@eecs.umich.edu</u>

Compiled from talks presented by Pinaki Mazumder at DAC 2004, ECCTD 2003, ISCAS 2002, ICCAD 2002, Sequence Design Automation, & Sun Microsystems

The Talk summarizes the following papers presented by Professor Pinaki Mazumder at the following Conferences:

- L. Ding and <u>P. Mazumder</u>, "Noise-Tolerant Quantum MOS Circuits Using Resonant Tunneling Devices," *Proceedings of the European Circuit Conference: Theory and Design*, Krakow, Poland, 2003.
- L. Ding and <u>P. Mazumder</u>, "Modeling Cell Noise Transfer Characteristic for Dynamic Noise Analysis," *Proceedings on IEEE Design Automation and Testing Conference in Europe* (*DATE*), May 2003.
- L. Ding and <u>P. Mazumder</u>, "Dynamic Noise Margin: Definitions and Model," *Proceedings on IEEE International Conference on VLSI Design*, pp. 1001-1006, Jan.2004.
- L. Ding and <u>P. Mazumder</u>, "A Novel Technique to Improve Noise Tolerance of Dynamic Logic Circuits," *Proceedings on IEEE/ACM Design Automation Conference*, San Diego, June 2004.

Outline

- Overview of static noise margin
- Dynamic noise margin definitions
- Dynamic noise margin model
- DNM based noise analysis method

Possible Effects of Noise

Functionality Failure Logic Level Change: Depends on Circuit Styles False State Latching Latch States Switching Timing Violation Reduce Delay: Race-through, Double Clocking Increase Delay: Latch False Setup















5

















































Phase III: Complete Noise Waveform Evaluation

Majors tasks:

- Circuit modeling for various logic styles
- Noise waveform modeling
- Gate noise transfer characteristic modeling
- Impact of dynamic noise on sequential circuits





- SSN is caused by parasitic inductance at power/ground network
- ✓ SSN is a serious problem in VDSM VLSI chips
 - 1. Generate glitches on the power/ground wires
 - 2. Increase delay
 - 3. Cause output signal distortion
 - 4. Reduce overall margin of a system
- ✓ Simple formulation is desired for SSN estimation
- ✓ Previous formulations are not adequate

Extracted Model Parameters					
Process*	VDD (V)	Туре	K (mA/V)	V0 (V)	γ
0.18um	1.8	NFET	0.46	0.61	1.06
		PFET	0.26	0.79	1.12
0.25um	2.5	NFET	0.30	0.72	1.08
		PFET	0.22	0.92	1.08
0.35um	3.3	NFET	0.21	0.89	1.07
		PFET	0.18	1.08	1.08

* TSMC processes, available through MOSIS

List of Tools

- In Research Papers
 - ClariNet
 - Harmony / Global Harmony

SubstrateStorm

- Previously called Layin (created by SnakeTech)
- Modeling, noise analysis for RF, analog, mixedsignal IC designs
- Characterization of CMOS, BiCMOS, and bipolar processes using lightly doped, epitaxial or silicon-on-insulator (SOI) bulks
- In addition to its path through an IC well, it can also find the frequencies at which the noise enters the substrate cells

SubstrateStorm

- FEM-like analysis
- 3D mesh to model IC substrate
 - Vertical gridlines: doping profiles
 - Surface grid: IC layout
- Inputs
 - IC layout information
 - Technology characterization (CMOS, BiCMOS etc.)
- Modeling accuracy: upto 20% of actual Si

GateScope

- Noise affecting functionality + timing
- Whole-chip noise detection run followed by highly detailed analysis
- · Works initially at gate level to isolate 'noisy' circuits
- Info from static timing analysis to determine which signals are likely to switch at the same time and whether crosstalk interference will cause stable levels to switch
- Then detects aggressor-victim combos and descends to transistor level
- Deterministic transient analysis to methodically eliminate false errors on multimillion gate designs.

Eldo / Eldo RF

- From Mentor Graphics
- Both are fast transistor-level structure simulators driven by a Spice netlist

 Include noise analysis tools
- Eldo RF supports phase noise analysis
- Description available is for the circuit simulation tool. Nothing specific about noise analysis.

CeltIC

• Key features and benefits

- Prevents silicon respins due to noise related functional failures
- Accurately accounts for crosstalk effects on timing
- Improves yield by fixing nets with low noise immunity
- Reduces design iterations via early detection of signal integrity problems
- Isolates and repairs crosstalk-induced functional and delay failures
- Calculates the impact of noise on delay and slew for feedback to STA

Swan

- Substrate-noise Waveform Analysis from Interuniversity Microelectronics Centre
- Substrate noise analysis on SOCs where large digital circuits generate ground bounce
- Uses macromodels to analyze noise
 - Adapts techniques for low-ohmic devices to study of high-ohmic substrates

Substrate Noise Analyst

- Substrate noise analyzer for RF, analog, and
- mixed-signal ICs from Cadence
- It provides a silicon-accurate model for substrate coupling effects to enable chip integration
- Captures full-chip noise effects using static and dynamic techniques to model switching noise
- Accelerates noise simulation on sensitive analog/RF circuits by utilizing RC reduction
- Reduces noise coupling through isolation analysis using graphical visualization of surface noise distribution

Pacific Static Noise Analyzer

- Analyzes the combined impact of major noise sources including crosstalk, IR drop, and propagated noise on the design
- Prevents functional chip failures due to noise in custom digital circuits
- Improves chip yield by identifying noise sensitivity circuitry
- Calculates crosstalk impact on timing to assist static timing signoff

Pacific Static Noise Analyst

• Other features (contd.)

- Noise stability
 - Uses sensitivity-based noise stability metric to determine noise immunity of every node
 - metric helps localize failures near their source and guarantees adequate noise immunity
 - circuit cross-section with the appropriate waveform stimulus required to replicate the problem

• Maximum square between normal and mirrored VTC

 NMH·NML is Maximum (maximum product criteria)

Improving Dynamic CMOS Circuit Noise Tolerance Using Resonant Tunneling Devices

GSRA: Li Ding Presented by: Prof. Pinaki Mazumder Department of Electrical Engineering and Computer Science University of Michigan, Ann Arbor

Design Automation and Test in Europe (DATE)

Conclusions

- + Smart keepers novel class of NT techniques
- + Small (and constant) area overhead
- + Small performance (speed & power) overhead
- Very suitable for post-layout fixing