Bitwidth Aware Global Register Allocation

By Sriraman Tallam and Rajiv Gupta

Presented by Will Wendorf, Ben Stoler, and Bing Schaefer

Outline

- Motivation
- Implementation
 - Live Range Analysis
 - Packing Variables into Registers
- Results
- Evaluation

Motivation

Consider the following code. How many registers are need?

Motivation

Consider the following code. How many registers are need?

4 registers

```
int main() {
    char a = 'a', b = 'b', c = 'c', d = 'd';
    cout << a << b << c << d << "\n";
}</pre>
```

Problems with Register Underutilization

- Having a large register file causes higher power usage
 - \circ ~ 10 25% more power
- Higher register pressure causes more memory spills
 - Causes extra load and stores
- May require multiple cycles to access physical register content

Motivation

Registers are underutilized if we constrain each register to one variable

- Especially with 64-bit, only fully utilized by doubles or long ints
- e.g. 63/64 bits wasted for boolean variables

Ex. for (int i = 0; i < 28; ++i) { cout << i << endl; }



Motivation

Registers are underutilized if we constrain each register to one variable

- Especially with 64-bit, only fully utilized by doubles or long ints
- e.g. 63/64 bits wasted for boolean variables

Ex. for (int i = 0; i < 28; ++i) { cout << i << endl; }



SPEC 2000 Benchmark Suite Width Distribution



Solution? Register Packing!

Multiple results can be stored within a single physical register!

```
int main() {
    char a = 'a', b = 'b', c = 'c', d = 'd';
    cout << a << b << c << d << "\n";
}</pre>
```

1 32-bit register:

'a'	٠b،	، C	۰d،

Outline

- Motivation
- Implementation
 - Live Range Analysis
 - Packing Variables into Registers
- Results
- Evaluation

2 Steps of Register Packing

- 1. Live Range Analysis
 - Which bits are live at certain points?
- 2. Packing Variables into Registers
 - How do we assign variables into physical registers?

Live Range Analysis

Goal: Determine which bits in which variables are live at point *p*.

- 1. Apply forward analysis to find leading and trailing zero bits
- 2. Apply backward analysis to find dead bits

```
1 int A, B, C
```

- 2 A = 2147483647
- 3 C = A
- 4 A = A >> 16
- 5 B = A

B and A only have 16 bits live after statement 5 while C has all 32 bits live.

Dead Bits and Live Range Width

- Dead bits: Bits that will not be used after a given point
- Live Range Width: Bits that are live at point p in a program.
 - Split into leading, middle and trailing sections
 - Usually due to bit shifts and bitwise operations



Live Range Analysis Example



Packing Variables into Registers - Example

	1. $R_{015} =$	
1. $E =$	2. $R_{1631} = R_{015} + 1$	$1 B_{10,15} =$
2. $D = E + 1$	3. $R_{1627} = R_{2031}$	$2 R_{1,2} = R_{1,2} = \frac{1}{2}$
3. $D = D >> 4$	B_{22} at $-B_{12}$ at	2. $n_{11631} - n_{1015} \pm 1$ 2. $p_1 - p_1$
4. $A = (E << 4) 0x f$	$n_{2031} - n_{1627}$	$3. R1_{1627} = R1_{2031}$
· this was E's last use	4. $R_{419} = R_{015}; R_{03} = 0xf$	4. $R2_{419} = R1_{015}; R2_{03} = 0xf$
, this was D stast use.	5. $use R_{019}$	5. $use R2_{019}$
S. use A	6. $R_{07} = R_{1219}$	6. $R2_{07} = R2_{1219}$
6. $A = A >> 12$	$7 B_{0.15} =$	7 B20 15 -
7. B =	7.16815 =	$P_{1} = P_{2} = P_{1} = P_{2}$
8. $C = (B\&0x7f) + 1$	$R_{16} = R_{15}$	8. $R2_{1623} = R2_{814} + 1$
9 last use of A	8. $R_{8,15} = R_{8,14} + 1$	9. $last use of R2_{07}$
10 lost was of B low 80	9 last use of Bo 7	10. last use of $R2_{15}$
	10 lost use of P	11. $last use of R2_{16-23}$
$11.\ last\ use\ of\ C$	10. <i>last use of</i> R_{16}	12 last use of B_{122}
$12.\ last\ use\ of\ D$	11. $last use of R_{815}$	$12.\ last\ ase\ of\ n1_{1627}$
	12. $last use \ of \ R_{2031}$	
Original code.	Code using one register.	Code using two registers.

Packing Variables into Registers - Algorithm

- Shape of live ranges determine if the live ranges can be coalesced
- Node labeling: take maximum bitwidth of the variable in its live range
- Edge labeling: take maximum bitwidth of each node in their interfering range



Packing Variables into Registers - Algorithm

- Shape of live ranges determine if the live ranges can be coalesced
- Node labeling: take maximum bitwidth of the variable in its live range
- Edge labeling: take maximum bitwidth of each node in their interfering range



Packing Variables into Registers - Algorithm

- Coalesce sets of nodes in the interference graph
- Priority based only coalesce if colorability is not worsened
- Trial and error approach for detecting if worsened







Outline

- Motivation
- Implementation
 - Live Range Analysis
 - Packing Variables into Registers
- Results
- Evaluation

Results

Benchmark	Number of Nodes		
Function	Before	After	
adpcm_decoder	17	15	
adpcm_coder	20	17	
g721.update	22	15	
g721.fmult	8	7	
g721.quantize	8	6	
thres.memo	6	4	
thres.coalesce	10	5	
thres.homogen	12	7	
thres.clip	7	5	
SoftFloat.mul32To64	14	12	
NewLife.main	8	5	
MotionTest.main	9	7	
Bubblesort.main	15	11	
Histogram.main	13	11	
crc.main	12	11	
dh.encodelastquantum	8	5	

Number	Live Range Widths (bits)				
of live	Declared	Max Size			
ranges	Size	After BSA			
adpcm.decoder					
1	32	4			
2	32	1			
	adpcm.coder				
2	32	1			
1	32	8			
1	32	3			
	g721.update				
7	16	16			
1	32	3			
4	16	5			
1	16	1			
1	8	1			
g721.fmult					
3	16	16			
1	16	12			
2	16	4			

Results - Coalescing

- BU = bitwidth unaware, one variable per register
- NC = naive coalescing, uses declared width of variables
- OC = "our" coalescing, using BSA analysis

Benchmark	Registers Used		
Function	BU	NC	OC
adpcm_decoder	15	15	13
adpcm_coder	18	18	15
g721.update	15	12	10
g721.fmult	4	3	3
g721.quantize	6	5	5
thres.memo	6	6	4
thres.coalesce	10	10	5
thres.homogen	11	11	6
thres.clip	6	6	4
SoftFloat.mul32To64	8	7	7
NewLife.main	7	7	4
MotionTest.main	6	6	5
Bubblesort.main	9	9	7
Histogram.main	7	7	6
crc.main	10	10	9
dh.encodelastquantum	7	7	4

Evaluation

- Seems promising, especially as a conservative approach
 - Could be furthered using value profiling and a speculative approach
- Further optimization possible, as in <u>Nandivada and Barik</u> which allows for optimal register packing in polynomial time
- Focused primarily on embedded processor ISAs which have instructions for directly accessing bit sections
 - For more general ISAs, would have to insert extra packing/unpacking masking code

Conclusion

- Underutilization of registers is common
 - Most variables do not use their declared bitwidth
- We can thus have variables share a register via packing
- This can prevent spills to memory and reduce register pressure