# EECS 583 – Class 10 Classic and ILP Optimization

University of Michigan

October 7, 2019

## Announcements & Reading Material

- Hopefully everyone is making some progress on HW 2
- Today's class
  - » "Compiler Code Transformations for Superscalar-Based High-Performance Systems," S. Mahlke, W. Chen, J. Gyllenhaal, W. Hwu, P, Chang, and T. Kiyohara, *Proceedings of Supercomputing '92*, Nov. 1992, pp. 808-817
- Next class (code generation)
  - "Machine Description Driven Compilers for EPIC Processors", B. Rau, V. Kathail, and S. Aditya, HP Technical Report, HPL-98-40, 1998. (long paper but informative)

#### Course Project – Time to Start Thinking About This

- Mission statement: Design and implement something "interesting" in a compiler
  - » LLVM preferred, but others are fine
  - » Groups of 2-4 people (1 or 5 persons is possible in some cases)
  - » Extend existing research paper or go out on your own
- Topic areas (Not in any priority order)
  - » Automatic parallelization/SIMDization
  - » High level synthesis/FPGAs
  - » Approximate computing
  - » Memory system optimization
  - » Reliability
  - » Energy
  - » Security
  - » Dynamic optimization
  - » Optimizing for GPUs

## Course Projects – Timetable

✤ Now

- » Start thinking about potential topics, identify group members
- Oct 21-25 (week after fall break): Project discussions
  - » No class that week
  - » GSIs and I will meet with each group, slot signups in class Wed Oct 17
  - » Ideas/proposal discussed at meeting
  - Short written proposal (a paragraph plus some references) due Wednesday, Oct 30 from each group, submit via email
- ✤ Nov 11 End of semester: Research presentations
  - Each group present a research paper related to their project (15 mins + 5 mins Q&A) more later on content of presentation
- Late Nov
  - » Optional quick discussion with each group on progress, slots after class
- Dec 12-17: Project demos
  - » Each group, 20 min slot Presentation/Demo/whatever you like
  - » Turn in short report on your project

## Sample Project Ideas (Traditional)

- Memory system
  - » Cache profiler for LLVM IR miss rates, stride determination
  - » Data cache prefetching, cache bypassing, scratch pad memories
  - » Data layout for improved cache behavior
  - » Advanced loads move up to hide latency
- Control/Dataflow optimization
  - » Superblock formation
  - » Make an LLVM optimization smarter with profile data
  - » Implement optimization not in LLVM
- Reliability
  - » AVF profiling, vulnerability analysis
  - » Selective code duplication for soft error protection
  - » Low-cost fault detection and/or recovery
  - » Efficient soft error protection on GPUs/SIMD

## Sample Project Ideas (Traditional cont)

- Energy
  - » Minimizing instruction bit flips
  - » Deactivate parts of processor (FUs, registers, cache)
  - » Use different processors (e.g., big.LITTLE)
- Security/Safety
  - » Efficient taint/information flow tracking
  - » Automatic mitigation methods obfuscation for side channels
  - » Preventing control flow exploits
  - » Rule compliance checking (driving rules for AV software)
  - » Run-time safety verification
- Dealing with pointers
  - » Memory dependence analysis try to improve on LLVM
  - » Using dependence speculation for optimization or code reordering

## Sample Project Ideas (Parallelism)

- Optimizing for GPUs
  - » Dumb OpenCL/CUDA → smart OpenCL/CUDA selection of threads/blocks and managing on-chip memory
  - » Reducing uncoalesced memory accesses measurement of uncoalesced accesses, code restructuring to reduce these
  - » Matlab → CUDA/OpenCL
  - » Kernel partitioning across multiple GPUs
- Parallelization/SIMDization
  - » DOALL loop parallelization, dependence breaking transformations
  - » DSWP parallelization
  - » Access-execute program decomposition

## More Project Ideas

- Dynamic optimization (Dynamo, LLVM, Dalvik VM)
  - » Run-time DOALL loop parallelization
  - » Run-time program analysis for reliability/security
  - » Run-time profiling tools (cache, memory dependence, etc.)
- Binary optimizer
  - » Arm binary to LLVM IR, de-register allocation
- High level synthesis
  - » Custom instructions finding most common instruction patterns, constrained by inputs/outputs
  - » Int/FP precision analysis, Float to fixed point
  - » Custom data path synthesis
  - » Customized memory systems (e.g., sparse data structs)


#### And Yet a Few More

#### Approximate computing

- New approximation optimizations (lookup tables, loop perforation, tiling)
- » Impact of local approximation on global program outcome
- » Program distillation create a subset program with equivalent memory/branch behavior
- Machine learning
  - » Using ML to guide optimizations (e.g., unroll factors)
  - » Using ML to guide optimization choices (which optis/order)
- Remember, don't be constrained by my suggestions, you can pick other topics!


## Loop Invariant Code Motion (LICM)

- Move operations whose source operands do not change within the loop to the loop preheader
  - » Execute them only 1x per invocation of the loop
  - » Be careful with memory operations!
  - » Be careful with ops not executed every iteration




## LICM (2)

- Rules
  - » X can be moved
  - » src(X) not modified in loop body
  - » X is the only op to modify dest(X)
  - » for all uses of dest(X), X is in the available defs set
  - » for all exit BB, if dest(X) is live on the exit edge, X is in the available defs set on the edge
  - » if X not executed on every iteration, then X must provably not cause exceptions
  - » if X is a load or store, then there are no writes to address(X) in loop




## Global Variable Migration

- Assign a global variable temporarily to a register for the duration of the loop
  - » Load in preheader
  - » Store at exit points
- Rules
  - » X is a load or store
  - » address(X) not modified in the loop
  - » if X not executed on every iteration, then X must provably not cause an exception
  - All memory ops in loop whose address can equal address(X) must always have the same address as X



## Induction Variable Strength Reduction

- Create basic induction variables from derived induction variables
- Induction variable
  - » BIV (i++)
    - 0,1,2,3,4,...
  - » DIV (j = i \* 4)
    - 0, 4, 8, 12, 16, ...
  - DIV can be converted into a BIV that is incremented by 4
- Issues
  - » Initial and increment vals
  - » Where to place increments





## Induction Variable Strength Reduction (2)

٠	Rules <ul> <li>X is a *, &lt;&lt;, + or – operation</li> <li>src1(X) is a basic ind var</li> <li>src2(X) is invariant</li> </ul>	BB1	
	<ul> <li>» No other ops modify dest(X)</li> <li>» dest(X) != src(X) for all srcs</li> <li>» dest(X) is a register</li> </ul>	BB2 $1. r5 = r4 - 3$ 2. r4 = r4 + 1	
*	Transformation	2.14 = 14 + 1	
	<ul> <li>» Insert the following into the preheader</li> <li>• new_reg = RHS(X)</li> <li>» If opcode(X) is not add/sub, insert to the bottom of the preheader</li> </ul>	BB3 BB4 3. r7 = r4 * r9	)
	<ul> <li>new_inc = inc(src1(X)) opcode(X) src2(X)</li> <li>» else <ul> <li>new_inc = inc(src1(X))</li> </ul> </li> <li>» Insert the following at each update of src1(X)</li> </ul>	) BB5 $4. r6 = r4 << 2$	
	• new_reg += new_inc	BB6	

Change X  $\rightarrow$  dest(X) = new\_reg

**»** 





## **ILP** Optimization

- Traditional optimizations
  - » Redundancy elimination
  - » Reducing operation count
- ILP (instruction-level parallelism) optimizations
  - » Increase the amount of parallelism and the ability to overlap operations
  - » Operation count is secondary, often trade parallelism for extra instructions (avoid code explosion)
- ILP increased by breaking dependences
  - » True or flow = read after write dependence
  - » False or (anti/output) = write after read, write after write

#### **Back Substitution**

- Generation of expressions by compiler frontends is very sequential
  - Account for operator precedence
  - » Apply left-to-right within same precedence
- Back substitution
  - » Create larger expressions
    - Iteratively substitute RHS expression for LHS variable
  - » Note may correspond to multiple source statements
  - » Enable subsequent optis
- Optimization
  - » Re-compute expression in a more favorable manner

$$\mathbf{y} = \mathbf{a} + \mathbf{b} + \mathbf{c} - \mathbf{d} + \mathbf{e} - \mathbf{f};$$

Subs r12:

```
r13 = r11 + r5 - r6
Subs r11:
r13 = r10 - r4 + r5 - r6
Subs r10
r13 = r9 + r3 - r4 + r5 - r6
Subs r9
r13 = r1 + r2 + r3 - r4 + r5 - r6
```


#### Tree Height Reduction

- Re-compute expression as a balanced binary tree
  - » Obey precedence rules
  - » Essentially re-parenthesize
  - » Combine literals if possible
- Effects
  - » Height reduced (n terms)
    - n-1 (assuming unit latency)
    - ceil(log2(n))
  - Number of operations remains constant
  - » Cost
    - Temporary registers "live" longer
  - » Watch out for
    - Always ok for integer arithmetic
    - Floating-point may not be!!

original: r9 = r1 + r2 r10 = r9 + r3 r11 = r10 - r4 r12 = r11 + r5r13 = r12 - r6

after back subs:

$$r13 = r1 + r2 + r3 - r4 + r5 - r6$$



#### **Class Problem**

Assume: + = 1, * = 3								
operand arrival time	S	0 r1	0 r2	0 r3	1 r4	2 r5	0 r6	
1. $r10 = r1 * r2$ 2. $r11 = r10 + r3$ 3. $r12 = r11 + r4$ 4. $r13 = r12 - r5$ 5. $r14 = r13 + r6$								

Back susbstitute Re-express in tree-height reduced form <u>Account for latency and arrival times</u>

## Optimizing Unrolled Loops

loop: $r1 = load(r2)$ r3 = load(r4) r5 = r1 * r3 r6 = r6 + r5 r2 = r2 + 4	•	r1 = load(r2) r3 = load(r4) r5 = r1 * r3 r6 = r6 + r5 r2 = r2 + 4 r4 = r4 + 4
r4 = r4 + 4 if (r4 < 400) goto loop Unroll = replicate loop body n-1 times.	iter2	r1 = load(r2) r3 = load(r4) r5 = r1 * r3 r6 = r6 + r5 r2 = r2 + 4 r4 = r4 + 4
Hope to enable overlap of operation execution from different iterations Not possible!	- iter3	r1 = load(r2) r3 = load(r4) r5 = r1 * r3 r6 = r6 + r5 r2 = r2 + 4 r4 = r4 + 4 if (r4 < 400) goto loop

#### Register Renaming on Unrolled Loop

**loop:** r1 = load(r2)r3 = load(r4)r5 = r1 \* r3r6 = r6 + r5iter1  $r^2 = r^2 + 4$ r4 = r4 + 4r1 = load(r2)r3 = load(r4)r5 = r1 \* r3iter2 r6 = r6 + r5 $r^2 = r^2 + 4$ r4 = r4 + 4r1 = load(r2)r3 = load(r4)r5 = r1 \* r3iter3 r6 = r6 + r5 $r^2 = r^2 + 4$ r4 = r4 + 4if (r4 < 400) goto loop

**loop:** r1 = load(r2)r3 = load(r4)r5 = r1 \* r3r6 = r6 + r5iter1 r2 = r2 + 4r4 = r4 + 4r11 = load(r2)r13 = load(r4)r15 = r11 \* r13iter2 r6 = r6 + r15 $r^2 = r^2 + 4$ r4 = r4 + 4r21 = load(r2)r23 = load(r4)r25 = r21 \* r23iter3 r6 = r6 + r25 $r^2 = r^2 + 4$ r4 = r4 + 4if (r4 < 400) goto loop

## Register Renaming is Not Enough!

loop: 
$$r1 = load(r2)$$
  
 $r3 = load(r4)$   
 $r5 = r1 * r3$   
iter1  $r6 = r6 + r5$   
 $r2 = r2 + 4$   
 $r4 = r4 + 4$   
 $r11 = load(r2)$   
 $r13 = load(r4)$   
 $r15 = r11 * r13$   
 $r6 = r6 + r15$   
 $r2 = r2 + 4$   
 $r4 = r4 + 4$   
 $r21 = load(r2)$   
 $r23 = load(r4)$   
 $r25 = r21 * r23$   
 $r6 = r6 + r25$   
 $r2 = r2 + 4$   
 $r4 = r4 + 4$   
 $r4 = r4$ 

- Still not much overlap possible
- Problems
  - » r2, r4, r6 sequentialize the iterations
  - » Need to rename these
- ✤ 2 specialized renaming optis
  - » Accumulator variable expansion (r6)
  - Induction variable expansion (r2, r4)

#### Accumulator Variable Expansion

r16 = r26 = 0**loop:** r1 = load(r2)r3 = load(r4)r5 = r1 \* r3r6 = r6 + r5iter1  $r^2 = r^2 + 4$ r4 = r4 + 4r11 = load(r2)r13 = load(r4)r15 = r11 \* r13iter2 r16 = r16 + r15 $r^2 = r^2 + 4$ r4 = r4 + 4r21 = load(r2)r23 = load(r4)r25 = r21 \* r23iter3  $r_{26} = r_{26} + r_{25}$  $r^2 = r^2 + 4$ r4 = r4 + 4if (r4 < 400) goto loop r6 = r6 + r16 + r26

- Accumulator variable
  - x = x + y or x = x y
  - » where y is loop <u>variant</u>!!
- Create n-1 temporary accumulators
- Each iteration targets a different accumulator
- Sum up the accumulator variables at the end
- May not be safe for floatingpoint values

## Induction Variable Expansion

```
r12 = r2 + 4, r22 = r2 + 8
         r14 = r4 + 4, r24 = r4 + 8
         r16 = r26 = 0
  loop: r1 = load(r2)
         r3 = load(r4)
         r5 = r1 * r3
         r6 = r6 + r5
iter1
         r^2 = r^2 + 12
         r4 = r4 + 12
         r11 = load(r12)
         r13 = load(r14)
         r15 = r11 * r13
iter2
         r16 = r16 + r15
         r12 = r12 + 12
         r14 = r14 + 12
         r21 = load(r22)
         r23 = load(r24)
         r25 = r21 * r23
iter3
         r26 = r26 + r25
         r22 = r22 + 12
         r24 = r24 + 12
         if (r4 < 400) goto loop
                                     - 24 -
```

- Induction variable \*\*
  - $\mathbf{x} = \mathbf{x} + \mathbf{y}$  or  $\mathbf{x} = \mathbf{x} \mathbf{y}$ **>>**
  - where y is loop <u>invariant</u>!! **>>**
- Create n-1 additional induction ٠. variables
- Each iteration uses and \*\* modifies a different induction variable
- Initialize induction variables to \*\* init, init+step, init+2\*step, etc.
- Step increased to n\*original ٠. step
- Now iterations are completely \* independent !!


r6 = r6 + r16 + r26

#### Better Induction Variable Expansion

- r16 = r26 = 0 loop: r1 = load(r2) r3 = load(r4) r5 = r1 \* r3 iter1 r6 = r6 + r5
- iter2 r11 = load(r2+4)r13 = load(r4+4)r15 = r11 \* r13r16 = r16 + r15
- r21 = load(r2+8)r23 = load(r4+8) r25 = r21 \* r23 r26 = r26 + r25 r2 = r2 + 12 r4 = r4 + 12 if (r4 < 400) goto loop r6 = r6 + r16 + r26

- With base+displacement addressing, often don't need additional induction variables
  - Just change offsets in each iterations to reflect step
  - Change final increments to n
     \* original step

#### Homework Problem



Renaming Tree height reduction Ind/Acc expansion