# EECS 583 – Class 20 Research Topic 2: Stream Compilation, Stream Graph Modulo Scheduling

University of Michigan

November 30, 2011

Guest Speaker Today: Daya Khudia

# Announcements & Reading Material

### This class


"Orchestrating the Execution of Stream Programs on Multicore Platforms," M. Kudlur and S. Mahlke, Proc. ACM SIGPLAN 2008 Conference on Programming Language Design and Implementation, Jun. 2008.

### ❖ Next class – GPU compilation

"Program optimization space pruning for a multithreaded GPU," S. Ryoo, C. Rodrigues, S. Stone, S. Baghsorkhi, S. Ueng, J. Straton, and W. Hwu, Proc. Intl. Sym. on Code Generation and Optimization, Mar. 2008.


### Stream Graph Modulo Scheduling (SGMS)

- Coarse grain software pipelining
  - » Equal work distribution
  - » Communication/computation overlap
  - » Synchronization costs
- Target : Cell processor
  - » Cores with disjoint address spaces
  - » Explicit copy to access remote data
    - DMA engine independent of PEs
- Filters = operations, cores = function units




### **Preliminaries**


- Synchronous Data Flow (SDF) [Lee '87]
- StreamIt [Thies '02]




## **SGMS** Overview



### **SGMS** Phases




# Processor Assignment: Maximizing Throughputs




# Need More Than Just Processor Assignment

- Assign filters to processors
  - » Goal : Equal work distribution
- Graph partitioning?
- Bin packing?





# Filter Fission Choices





# Integrated Fission + PE Assign

Exact solution based on Integer Linear Programming (ILP)











$$b_{1,0} + b_{1,1} + b_{1,2} = 1$$




- Objective function- Maximal load on any PE
  - » Minimize
- Result
  - » Number of times to "split" each filter
  - » Filter → processor mapping

# Step 2: Forming the Software Pipeline

- To achieve speedup
  - » All chunks should execute concurrently
  - » Communication should be overlapped
- Processor assignment alone is insufficient information





# Stage Assignment



- Data flow traversal of the stream graph
  - » Assign stages using above two rules

# Stage Assignment Example







# Step 3: Code Generation for Cell


- Target the Synergistic Processing Elements (SPEs)
  - $\rightarrow$  PS3 up to 6 SPEs
  - » QS20 up to 16 SPEs
- One thread / SPE
- Challenge
  - » Making a collection of independent threads implement a software pipeline
  - » Adapt kernel-only code schema of a modulo schedule

# Complete Example





# SGMS(ILP) vs. Greedy (MIT method, ASPLOS'06)



Solver time < 30 seconds for 16 processors</li>

### **SGMS** Conclusions

### Streamroller

- » Efficient mapping of stream programs to multicore
- » Coarse grain software pipelining

### Performance summary

- » 14.7x speedup on 16 cores
- » Up to 35% better than greedy solution (11% on average)

### Scheduling framework


- » Tradeoff memory space vs. load balance
  - Memory constrained (embedded) systems
  - Cache based system

### **Discussion Points**


- Is it possible to convert stateful filters into stateless?
- What if the application does not behave as you expect?
  - » Filters change execution time?
  - » Memory faster/slower than expected?
- Could this be adapted for a more conventional multiprocessor with caches?
- Can C code be automatically streamized?
- Now you have seen 3 forms of software pipelining:
  - » 1) Instruction level modulo scheduling, 2) Decoupled software pipelining, 3) Stream graph modulo scheduling
  - » Where else can it be used?

"Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures,"

# Static Verses Dynamic Scheduling




### Overview of Flextream




### Overall Execution Flow

For every application may see multiple iterations of:



# Prepass Replication [static]



# Partition Refinement [dynamic 1]


❖ Available resources at runtime can be more limited than resources in static target architecture.


Partition refinement tunes actor to processor mapping for the active configuration.

❖ A greedy iterative algorithm is used to achieve this goal.

# Partition Refinement Example

- Pick processors with most number of actors.
- Sort the actors
- Find processor with max work
- Assign min actors until threshold







# Stage Assignment [dynamic 2]

- Processor assignment only specifies how actors are overlapped across processors.
- Stage assignment finds how actors are overlapped in time.
- Relative start time of the actors is based on stage numbers.
- DMA operations will have a separate stage.


# Stage Assignment Example



# Performance Comparison



# Overhead Comparison Prepass Replication



- 28 -

### Flextream Conclusions

Static scheduling approaches are promising but not enough.

Dynamic adaptation is necessary for future systems.

Flextream provides a hybrid static/dynamic approach to improve efficiency.