EECS 583 – Advanced Compilers Course Overview, Introduction to Control Flow Analysis

Fall 2011, University of Michigan

September 7, 2011

About Me

- ❖ Mahlke = mall key
 - » But just call me Scott
- 10 years here at Michigan
 - » Compiler guy who likes hardware
 - » Program optimization and building custom hardware for high performance/low power
- ❖ Before this HP Labs
 - » Compiler research for Itanium-like processors
 - » PICO automatic design of NPAs
- ❖ Before before Grad student at UIUC
- ❖ Before ^ 3 Undergrad at UIUC

Class Overview

This class is NOT about:

- » Programming languages
- » Parsing, syntax checking, semantic analysis
- » Handling advanced language features virtual functions, ...
- » Frontend transformations
- » Debugging
- » Simulation

Compiler backend

- » Mapping applications to processor hardware
- » Retargetability work for multiple platforms (not hard coded)
- » Work at the assembly-code level (but processor independent)
- » Speed/Efficiency
 - How to make the application run fast
 - Use less memory (text, data), efficiently execute
 - Parallelize

Background You Should Have

1. Programming

- Sood C++ programmer (essential)
- » Linux, gcc, emacs
- » Debugging experience hard to debug with printf's alone
- » Compiler system not ported to Windows

2. Computer architecture

- » EECS 370 is good, 470 is better but not essential
- » Basics caches, pipelining, function units, registers, virtual memory, branches, multiple cores, assembly code

3. Compilers

- » Frontend stuff is not very relevant for this class
- » Basic backend stuff we will go over fast
 - Non-EECS 483 people will have to do some supplemental reading

Textbook and Other Classroom Material

- ❖ No required text Lecture notes, papers
- LLVM compiler system
 - » LLVM webpage: http://www.llvm.org
 - » Read the documentation!
 - » LLVM users group
- Course webpage + course newsgroup
 - » http://www.eecs.umich.edu/~mahlke/courses/583f11
 - » Lecture notes available the night before class
 - » Newsgroup ask/answer questions, GSI and I will try to check regularly but may not be able to do so always
 - http://phorum.eecs.umich.edu

What the Class Will be Like

- ❖ Class meeting time 10:30 12:30, MW
 - » 2 hrs is hard to handle
 - » We'll stop at 12:00, most of the time
- Core backend stuff
 - » Text book material some overlap with 483
 - » 2 homeworks to apply classroom material
- Research papers
 - » I'll present research material along the way
 - » However, its not a monologue, you are expected to participate in the discussion
 - » Students will be asked to submit summaries/opinions about papers

What the Class Will be Like (2)

Learning compilers

- » No memorizing definitions, terms, formulas, algorithms, etc
- » Learn by doing Writing code
- » Substantial amount of programming
 - Fair learning curve for LLVM compiler
- » Reasonable amount of reading

Classroom

- » Attendance You should be here
- » Discussion important
 - Work out examples, discuss papers, etc
- » Essential to stay caught up
- » Extra meetings outside of class to discuss projects

Course Grading

- Yes, everyone will get a grade
 - » Distribution of grades, scale, etc ???
 - » Most (hopefully all) will get A's and B's
 - » Slackers will be obvious and will suffer

Components

- \rightarrow Midterm exam 25%
- » Project 45%
- → Homeworks 10%
- » Paper summaries − 10%
- » Class participation 10%

Homeworks

2 of these

- » Small/modest programming assignments
- » Design and implement something we discussed in class

Goals

- » Learn the important concepts
- » Learn the compiler infrastructure so you can do the project

Grading

- \rightarrow Good, weak effort but did something, did nothing (2/1/0)
- Working together on the concepts is fine
 - » Make sure you understand things or it will come back to bite you
 - » Everyone must do and turn in their own assignment

Projects – Most Important Part of the Class

- Design and implement an "interesting" compiler technique and demonstrate its usefulness using LLVM
- Topic/scope/work
 - » 2-3 people per project (1 person, 4 persons allowed in some cases)
 - » You will pick the topics (I have to agree)
 - » You will have to
 - Read background material
 - Plan and design
 - Implement and debug

Deliverables

- » Working implementation
- » Project report: ~5 page paper describing what you did/results
- » 15-20 min presentation at end (demo if you want)
- » Project proposal (late Oct) and status report (late Nov) scheduled with each group during semester

Types of Projects

- New idea
 - » Small research idea
 - » Design and implement it, see how it works
- Extend existing idea (most popular)
 - » Take an existing paper, implement their technique
 - » Then, extend it to do something interesting
 - Generalize strategy, make more efficient/effective

Implementation

- » Take existing idea, create quality implementation in LLVM
- » Try to get your code released into main LLVM system
- Using other compilers is possible but need a good reason

Topic Areas (You are Welcome to Propose Others)

Automatic parallelization

- » Loop parallelization
- » Vectorization/SIMDization
- » Transactional memories/speculation
- » Breaking dependences

Memory system performance

- » Instruction prefetching
- » Data prefetching
- » Use of scratchpad memories
- » Data layout

Reliability

- » Catching transient faults
- » Reducing AVF
- » Application-specific techniques

Power

- » Instruction scheduling techniques to reduce power
- » Identification of narrow computations
- Streaming/GPUs StreamIt compiler
 - » Stream scheduling
 - » Memory management
 - » Optimizing CUDA programs
- For the adventurous Dynamic optimization
 - » However, LLVM dynamic system is not stable
 - » Run-time parallelization or other optimizations are interesting

Class Participation

- Interaction and discussion is essential in a graduate class
 - » Be here
 - » Don't just stare at the wall
 - » Be prepared to discuss the material
 - » Have something useful to contribute
- Opportunities for participation
 - » Research paper discussions thoughts, comments, etc
 - » Saying what you think in project discussions outside of class
 - » Solving class problems
 - » Asking intelligent questions

GSI

- Daya Khudia (dskhudia@umich.edu)
- Office hours
 - » Tuesday, Thursday, Friday: 3-5pm
 - » Location: 1620 CSE (CAEN Lab)
- LLVM help/questions



- » Read the documentation and look at the code
- » Come to him when you are <u>really</u> stuck or confused
- » He cannot and will not debug everyone's code
- » Helping each other is encouraged
- We the phorum (Daya and I will monitor this)




Contact Information

- Office: 4633 CSE
- * Email: mahlke@umich.edu
- Office hours
 - » Mon/Wed right after class in 3150 Dow
 - » Wed: 4:30-5:30
 - » Or send me an email for an appointment
- Visiting office hrs
 - » Mainly help on classroom material, concepts, etc.
 - » I am just learning LLVM myself, so likely I cannot answer any non-trivial question
 - » See Daya for LLVM details

Tentative Class Schedule


Week	Date	Topic
1	Sept 7	Course intro, Control flow analysis
2	Sept 12	Control flow analysis, HW #1 out
_	Sept 14	Control flow – region formation
3	Sept 19	Control flow – if-conversion
	Sept 21	Control flow – hyperblocks, HW #1 due (fri)
4	Sept 26	Dataflow analysis
	Sept 28	Dataflow analysis, HW #2 out
5	Oct 3	SSA form
	Oct 5	Classical optimization
6	Oct 10	ILP optimization
	Oct 12	Code generation – Acyclic scheduling, HW #2 due (fri)
7	Oct 17	No class – Fall Break
	Oct 19	Code generation – Superblock scheduling
8	Oct 24	Project proposals
	Oct 26	Project proposals
9	Oct 31	Code generation – Software pipelining
	Nov 2	Code generation – Software pipelining II
10	Nov 7	Code generation – Register allocation
	Nov 9	Research – Automatic parallelization
11	Nov 14	Midterm Exam – in class
	Nov 16	Research – Automatic parallelization
12	Nov 21	Research – Automatic parallelization
	Nov 23	No class
13	Nov 28	Research – Compiling streaming applications
	Nov 30	Research – Compiling streaming applications
14	Dec 5	Research – Topic TBA
	Dec 7	Research – Topic TBA
15	Dec 12	Research – Topic TBA
	Dec 13-16	Project demos

Target Processors: 1) VLIW/EPIC Architectures




- VLIW = Very Long Instruction Word
 - » Aka EPIC = Explicitly Parallel Instruction Computing
 - » Compiler managed multi-issue processor
- Desktop
 - » IA-64: aka Itanium I and II, Merced, McKinley
- Embedded processors
 - » All high-performance DSPs are VLIW
 - Why? Cost/power of superscalar, more scalability
 - » TI-C6x, Philips Trimedia, Starcore, ST-200

Target Processors: 2) Multicore



- ❖ Sequential programs 1 core busy, 3 sit idle
- How do we speed up sequential applications?
 - » Switch from ILP to TLP as major source of performance
 - » Memory dependence analysis becomes critical

Target Processors: 3) SIMD



- Do the same work on different data: GPU, SSE, etc.
- Energy-efficient way to scale performance
- Must find "vector parallelism"

So, lets get started... Compiler Backend IR – Our Input

Variable home location

- » Frontend every variable in memory
- » Backend maximal but safe register promotion
 - All temporaries put into registers
 - All local scalars put into registers, except those accessed via &
 - All globals, local arrays/structs, unpromotable local scalars put in memory. Accessed via load/store.

Backend IR (intermediate representation)

- » machine independent assembly code really resource indep!
- » aka RTL (register transfer language), 3-address code
- r1 = r2 + r3 or equivalently add r1, r2, r3
 - Opcode (add, sub, load, ...)
 - Operands
 - ◆ Virtual registers infinite number of these
 - ◆ Literals compile-time constants

Control Flow

- Control transfer = branch (taken or fall-through)
- Control flow
 - » Branching behavior of an application
 - » What sequences of instructions can be executed
- ♦ Execution → Dynamic control flow
 - » Direction of a particular instance of a branch
 - » Predict, speculate, squash, etc.
- ❖ Compiler → Static control flow
 - » Not executing the program
 - » Input not known, so what could happen
- Control flow analysis
 - » Determining properties of the program branch structure
 - » Determining instruction execution properties

Basic Block (BB)

- Group operations into units with equivalent execution conditions
- ❖ <u>Defn: Basic block</u> a sequence of consecutive operations in which flow of control enters at the beginning and leaves at the end without halt or possibility of branching except at the end
 - » Straight-line sequence of instructions
 - » If one operation is executed in a BB, they all are

Finding BB's

- » The first operation starts a BB
- Any operation that is the target of a branch starts a BB
- » Any operation that immediately follows a branch starts a BB

Identifying BBs - Example

L1: r7 = load(r8)

L2: r1 = r2 + r3

L3: beq r1, 0, L10

L4: r4 = r5 * r6

L5: r1 = r1 + 1

L6: beq r1 100 L3

L7: beq r2 100 L10

L8: r5 = r9 + 1

L9: jump L2


L10: r9 = load (r3)

L11: store(r9, r1)




Control Flow Graph (CFG)

- Defn Control Flow Graph —
 Directed graph, G = (V,E)
 where each vertex V is a
 basic block and there is an
 edge E, v1 (BB1) → v2
 (BB2) if BB2 can
 immediately follow BB1 in
 some execution sequence
 - » A BB has an edge to all blocks it can branch to
 - » Standard representation used by many compilers
 - » Often have 2 pseudo vertices
 - entry node
 - exit node




CFG Example



Weighted CFG

- Profiling Run the application on 1 or more sample inputs, record some behavior
 - » Control flow profiling
 - edge profile
 - block profile
 - » Path profiling
 - » Cache profiling
 - » Memory dependence profiling
- Annotate control flow profile onto
 a CFG → weighted CFG
- Optimize more effectively with profile info!!
 - » Optimize for the common case
 - » Make educated guess




Dominator (DOM)

- ❖ <u>Defn: Dominator</u> Given a CFG(V, E, Entry, Exit), a node x dominates a node y, if every path from the Entry block to y contains x
- 3 properties of dominators
 - » Each BB dominates itself
 - » If x dominates y, and y dominates z, then x dominates z
 - » If x dominates z and y dominates z, then either x dominates y or y dominates x

Intuition

» Given some BB, which blocks are guaranteed to have executed prior to executing the BB

Dominator Examples



If You Want to Get Started ...

- Go to http://llvm.org
- Download and install LLVM on your favorite Linux box
 - » Read the installation instructions to help you
 - » Will need gcc 4.x
- Try to run it on a simple C program
- * Will be the first part of HW 1 that goes out next week.
- We will have 3 machines for the class to use
 - » Andrew, hugo, wilma will be available next week