David Fick is a PhD candidate at the University of Michigan, Ann Arbor. He works with Professors Dennis Sylvester and David Blaauw in the Michigan Integrated Circuits Lab (MICL).

His research interests include fault tolerance, adaptive circuits and systems, and 3D integrated circuits.

Profile on Dr. Blaauw's site
Profile on Dr. Sylvester's site

A. DeOrio, D. Fick, V. Bertacco, D. Sylvester, D. Blaauw, J. Hu, and G. Chen. A Reliable Routing Architecture and Algorithm for NoCs. Proc. TCAD, Volume 31, Issue 5, May 2012. [PDF]

D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw. Centip3De: A 3930 DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores. Proc. ISSCC, 2012. [PDF] [slides] [TheRegister]

M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw, and D. Sylvester. Bubble Razor: An Architecture Independent Approach to Timing Error Detection and Correction. Proc. ISSCC, 2012. [PDF] [slides]

B. Giridhar, D. Fick, M. Fojtik, S. Satpathy, D. Bull, D. Sylvester, D. Blaauw. Adaptive Robustness Tuning for High Performance Domino Logic. Proc. VLSI Symp., 2011. [PDF] [slides]

G. Chen, H. Ghaed, R. Haque, M. Wieckowski, Y. Kim, G. Kim, D. Fick, D. Kim, M. Seok, K. Wise, D. Blaauw, D. Sylvester. A 1 Cubic Millimeter Energy-Autonomous Wireless Intraocular Pressure Monitor. Proc. ISSCC, 2011. [PDF] [slides]

D. Fick, N. Liu, Z. Foo, M. Fojtik, J. Seo, D. Sylvester, and D. Blaauw. In Situ Delay Slack Monitor for High-Performance Processors using an All-Digital, Self-Calibrating 5ps Resolution Time-to-Digital Converter. Proc. ISSCC, 2010. [PDF] [slides] [IEEE]

G. Chen, M. Fojtik, D. Kim, D. Fick, J. Park, M. Seok, M. Chen, Z. Foo, D. Sylvester, and D. Blaauw. A Millimeter-Scale Nearly-Perpetual Sensor System with Stacked Battery and Solar Cells. Proc. ISSCC, 2010. [PDF] [slides] [IEEE]

D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester. Vicis: A Reliable Network for Unreliable Silicon. Proc. DAC, 2009. [PDF] [IEEE] [ACM]

R. Dreslinski, D. Fick, D. Blaauw, D. Sylvester, and T. Mudge. Reconfiguarable Multicore Server Processors for Low Power Operation. Proc. SAMOS, 2009. [ACM]

D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw. A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs. Proc. DATE, 2009. [PDF] [IEEE]

D. F. Lemmerhirt, D. A. Fick, and K. D. Wise. An autonomous Microsystem for Environmental and Biological Data Gathering. Digest Int. Conf. on Solid-State Sensors, Actuators, and Microsystems, 2005. [IEEE]

D. Fick, R. Dreslinski, T. Mudge, D. Blaauw, and D. Sylvester, Vertical interconnect patterns in multi-layer integrated circuits, patent filed.

M. Fojtik, D. Sylvester, D. Blaauw, and D. Fick, Stalling synchronisation circuits in response to a late data signal, patent filed. [link]

D. Blaauw, D. Sylvester, D. Fick, S. Biles, M. Wieckowski, S. Hanson, and G. Chen, Operating parameter control of an apparatus for processing data, patent filed. [link]

D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw, Design and Implementation of Centip3De, a 7-layer Many-Core System. 2011 ISSCC/DAC Student Design Contest Winner. [article]

AMD Design Contest, 1st Place, 2006. [article]

IBM

VLSI Researcher

May 2010 - August 2010

Analyzed power distribution for 3D integrated systems through C4 and through-silicon via (TSV) structures. Developed tools to accelerate analysis through parametric sweeps of TSV placement, density, and design.

NVIDIA

Computer Architect

January 2007 - August 2007

Worked on architectural model and bringup driver teams for the GPU architecture group. Extensive experience with C++, hardware modeling, and validation. Wrote OpenGL extension specifications, implemented driver support, implemented architectural model support, and wrote OpenGL-based verification tests.

Intel

Design Engineer

May 2006 - August 2006

Worked with L0 Data Cache design team for the 45nm Nehalem project. Responsible for a functional block through quality checks and assisted with two others. Also performed interconnect analysis for section routing. Fixed delay, slope, structural and other violations in functional units using Cadence and the custom tool flows. Created repeater solutions for hundreds of nets in the section and made recommendations to reduce congested areas. Used PERL for some analysis.

Advanced Micro Devices

Software Engineer

May 2005 - August 2005

Ported four applications from Windows to Linux and created a new cross-platform application. Applications used the Qt GUI system, interacted with the processor MSRs and operating system, and were submitted to QA.

Advanced Micro Devices

Board Design Engineer

January 2005 - April 2005

Assisted with schematic design and layout checking for a burn-in testing and validation board. Also responsible for the creation of a new design, a cooling solution controller board, featuring a 100 pin CPLD, MOSFETs, BJTs, Power Supplies; over 400 components total.

VLSI Design I VLSI Design II Advanced High Performance VLSI Monolithic Amplifier Circuits Digital Integrated Circuits Intro Semiconductor Devices Digital Integrated Technologies

Computer Architecture Microarchitecture Parallel Computer Architecture Enterprise Computer Architecture Design of Microprocessor Based Systems Embedded Control Systems Digital System Testing

Data Structures & Algorithms Intro Operating Systems Intro Artificial Intelligence Parallel Computing Interactive Computer Graphics

VLSI Design I Project:
Mixed Full Custom Design and Synthesis 16-bit RISC Core, 5-Stage Pipeline, Banked Memory, Pulsed-Latch Registers, Kogge-Stone Adder, Booth-Recoded Wallace Tree Multiplier. 348 MHz in 0.25um - Class record - [article]

Computer Architecture Project:
Verilog 64-bit RISC Core, PRF/ROB Out-of-Order Operation, 2x Superscalar, Forwarding Speculative Load-Store Queue, Non-Blocking Caches, Victim Cache, Quick Branch Resolution

Deperlify - I wrote this tool to inject inline Perl code into Verilog. It is hosted at vlsitools.com by my colleague, Michael Wieckowski.

Serial Communicator - I wrote this Deperlify based chip I/O for tapeouts at Michigan, and released it on opencores.org.

Wikipedia - I contribute to some VLSI related articles here.

David Fick
1301 Beal Avenue
Ann Arbor, MI 48109-2122

dfick@umich.edu