

<b>COURSE:</b> EECS 270. <b>TITLE:</b> Introduction to Logic Design. <b>PREREQUISITES:</b> Engin 101 or EECS 183 or equivalent.		<b>ELECTIVE</b>
<b>TEXTBOOK:</b> John F. Wakerly, <i>Digital Design: Principles and Practices</i> , 3rd ed.		
<b>CATALOG DESCRIPTION:</b> Binary and non-binary systems, Boolean algebra digital design techniques, logic gates, logic minimization, standard combinational circuits, sequential circuits, flip-flops, synthesis of synchronous sequential circuits. PLAs, FPGAs, ROMs, RAMs, arithmetic circuits, state-machine design, computer-aided design. Laboratory includes hardware design and CAD experiments.		
<b>COURSE OBJECTIVES:</b>		<b>TOPICS COVERED:</b>
<ol style="list-style-type: none"> <li>To teach students the basics of combinational and sequential logic</li> <li>To provide some hands-on experience with an FPGA-based system.</li> <li>To provide some hand-on experience with computer-aided design software for schematic circuit capture and logic simulation.</li> <li>To prepare the students for advanced courses in logic synthesis and optimization, computer architecture, and VLSI.</li> </ol>		<ol style="list-style-type: none"> <li>Analog vs. digital. Binary numbers and codes. Twos complement.</li> <li>Logic functions. Truth tables. Logic gates (AND, OR, NOT).</li> <li>Implementation issues. CMOS integrated circuits</li> <li>Switch-level models. Boolean algebra. Definitions &amp; theorems.</li> <li>Minterms, maxterms and canonical forms. Two-level circuits.</li> <li>NAND, NOR, and XOR functions, gates, and circuits.</li> <li>Boolean function simplification. Prime implicants.</li> <li>Karnaugh maps. Don't cares. Tabular (Quine-McCluskey) method.</li> <li>Combinational design: adders, code converters, MSI/LSI components.</li> <li>Design with multiplexers, ROMs, PLAs and FPGAs</li> <li>Combinational vs. sequential. Sequential circuit types.</li> <li>Basic latches &amp; flip-flops. Clocking methods. Master-slave &amp; edge-triggered flip-flops.</li> <li>Synchronous sequential circuits. State tables and diagrams.</li> <li>State table simplification. Sequential circuits. Design process.</li> <li>Parallel and shift registers. Counters. RAMs.</li> <li>Basic computer organization. Data path. Control sequencing.</li> <li>Computer-aided design (CAD) techniques. Simulation.</li> <li>Advanced design concepts.</li> </ol>
<b>COURSE OUTCOMES [Program Outcomes Addressed]</b>		
<ol style="list-style-type: none"> <li>Ability to perform simple arithmetic in binary, octal, hexadecimal, BCD number systems [1,11]</li> <li>An ability to manipulate logic expressions using 2-valued Boolean algebra. [1,11]</li> <li>An ability to generate the prime implicants and implicates of logic functions of 6 or fewer variables using graphical (Karnaugh map) and tabular (Quine-McClusky) methods, and to obtain their minimal two-level implementations with and without don't cares. [1,3,11]</li> <li>An ability to analyze and synthesize small multi-level combinational logic circuits containing AND, OR, NOT, NAND, NOR, and XOR gates based on simple delay models. [1,2,3,5,11]</li> <li>Ability to use basic functional &amp; timing (clocking) properties of latches &amp; flip-flops. [1]</li> <li>Ability to analyze synchronous sequential circuits to extract next-state/output functions [1,5,11]</li> <li>An ability to translate a word statement specifying the desired behavior of a simple sequential system into a state table/diagram, to simplify such tables by merging equivalent states, and to design and implement the complete next-state and output logic from such tables. [1,3,5,11]</li> <li>An ability to implement simple digital systems using MSI building blocks (registers, memories, counters, multiplexers, ALUs, etc.) from an algorithmic state machine (ASM) specification. [3,5]</li> <li>Basic knowledge of computer organization, including data path and control sequencing. [1]</li> <li>An ability to build and test simple digital systems using a CAD system [1,2,11]</li> </ol>		
<b>ASSESSMENT (Course outcomes)</b>	<b>CLASS/LAB SCHEDULE:</b>	<b>PROGRAM OUTCOMES ADDRESSED:</b> 1,2,3,5,11
<ol style="list-style-type: none"> <li>Biweekly homework [1-10]</li> <li>Hardware &amp; CAD labs [8,10]</li> <li>3 closed-book exams [1-10]</li> </ol>	<b>LEC:</b> 3 per week @ 1 hour. <b>LAB:</b> 1 per week @ 3 hours.	<b>PROFESSIONAL COMPONENT ADDRESSED:</b> 13
		<b>PREPARED BY:</b> Mark Brehob on Dec. 13, 2004; modified by Andrew E. Yagle on April 8, 2005

**COURSE DESCRIPTION: University of Michigan, College of Engineering, ELECTRICAL ENGINEERING PROGRAM**