[an error occurred while processing this directive]
[an error occurred while processing this directive]
Abstract State Machines
Introduction
Papers
by Author
by Citation
by Title
Tools
WWW/FTP Sites
For Educators
ASM Community
Conferences
ABZ 2010, Orford, Quebec, Canada
What's New
New in 2005
New in 2003
New in 2002
New in 2001
New in 2000
New in 1999
New in 1998
New in 1997
New in 1996
New in 1995
Subjects
Methodology
Books
Discussions
Historical Surveys & Bibliographies
Introductory Materials
Refinement
Applications
Abstract Algorithms
Architectures (hardware and software)
Benchmark Examples
Compiler Correctness
Databases
Distributed Systems
Hardware
Industrial Reports
Interpreters & Tools (papers only)
Java
Logic & Computability
Mechanical Verification
Models of Computation (other)
Montages
Natural Languages
Programming Languages
Protocols
Real-Time Systems
Security
Software Engineering
UML
Verification
VHDL
WAM/Logic Programming
Miscellany
ASM Studies
ASM Explorations
ASM Extensions
Mechanical Verification
(see also
Verification
)
Table of Contents
Philosophy
Automatic Verifiability
Early Work
Later Work
Lessons Learned from SMV Verifications
KIV
KIV and the WAM Case Study
PVS
ASM to PVS Transformation
Compiler Back-ends
Compiler Back-end Rewrite Systems
PVS Representation
SMV
ASM to SMV Transformation
Supporting Abstraction
Fairisle ATM Switch Case Study
Material Flow System Case Study
SMV and the FLASH Cache Coherency Protocol
SMV and the Production Cell Problem
Specware
UML State Machines
Announcement
Description
MDG
Early Work
Master's Thesis
Later Work
Technical Report
See also this
Ph.D. Thesis
. [an error occurred while processing this directive]