System-On-Mud: Ultra-Low Power Oceanic Sensing Platform Powered by Small-Scale Benthic Microbial Fuel Cells

Inhee Lee, Member, IEEE, Gyouho Kim, Student Member, IEEE, Suyoung Bang, Student Member, IEEE, Adriane Wolfe, Richard Bell, Seokhyeon Jeong, Student Member, IEEE, Yejoong Kim, Student Member, IEEE, Jeffrey Kagan, Meriah Arias-Thode, Bart Chadwick, Dennis Sylvester, Fellow, IEEE, David Blaauw, Fellow, IEEE, and Yoonmyung Lee, Member, IEEE

Abstract—A self-sustainable sensing platform powered entirely by small-scale benthic microbial fuel cells (MFCs) for oceanic sensing applications is presented. An ultra-low power chip featuring an ARM Cortex-M0 processor, 3 kB of SRAM, and power management unit (PMU) is designed to consume 11 nW in sleep mode for perpetual sensing operation. The PMU includes a switched-capacitor DC/DC converter designed for efficient energy harvesting and step-down conversion for a wide range of input and output power. A small-scale MFC with 21.3 cm$^2$ anode surface area was connected to the PMU to charge a thin-film battery of 1 mAh capacity. A 49.3-hour long-term experiment with 8-min sleep interval and 1-s wake-up time demonstrated the sustainability of system-on-mud concept. During sleep mode operation, the system charges the 4 V battery at 380 nA from the micro-MFC generating 5.4 $\mu$W of power, which allows up to 20 mA of active mode current with net energy neutrality.

Index Terms—Capacitive power management, energy harvesting, MFCs, microbial fuel cells, oceanic system, sensor node, switched-capacitor DC/DC converter.

I. INTRODUCTION

Benthic microbial fuel cells (MFCs) generate energy through the metabolic process of bacteria in marine sediment. To generate power, an anode of the MFC must be in contact with bacteria in anaerobic condition while a cathode floats in the water column where it is exposed to oxygen (Fig. 1) [1], [2]. Electrodes with larger surface area can generate higher power. However, with larger electrodes, the anode becomes a limiting factor since it is more challenging to maintain the anaerobic condition; incomplete anode burial and insertion is one of the most common cause for failures of MFCs deployed on the field. Moreover, large-size MFCs are not practical since human divers and/or sophisticated deployment technologies are required to bury them in the ocean floor.

In contrast, centimeter-scale MFCs can take advantage of easy burial and convenient deployment with lower failure rates. MFCs in this scale have been successfully deployed and tested [3], [4], but could only provide 1–100 $\mu$W of power, which is not suitable for continuous operation of most commercial electronics. For practical usage, energy harvested from such low-power source should be stored in a battery and high-power circuits should be duty-cycled to meet the energy budget provided by the energy source.

However, harvesting energy from an MFC for battery-operated system is a nontrivial challenge due to the voltage difference between the MFC (typically 0.4–0.8 V) and a commercially available battery (>1.5 V). Connecting the MFCs in series is not a viable option since MFCs operate as an open system in the marine environment. Therefore, the following aspects should be considered for energy harvesting from MFCs: 1) a DC/DC up-converting harvester is required to bridge between the MFC and a battery, 2) the conversion ratio of the harvester should be reconfigurable since the input voltage is changing according to the environment (i.e. amount of active bacteria in sediment), and 3) all these features should be implemented within a power budget suitable for $<\mu$W-level harvesting.

Energy harvesting circuits for large-scale MFCs that generates mW-level power have been previously reported in literature [5]–[10]. However, the energy harvesting circuits alone consume at least 10 s of $\mu$Ws (20 $\mu$W in [6]) in these systems,
which is not acceptable for the MFCs generating $\mu$Ws of power or less.

In this paper, a self-sustainable sensing system is proposed for an MFC in small scale (21.3 cm$^2$) with low power (5.4 $\mu$W). Low power consumption in sleep mode (11 nW) and reconfigurable PMU allows adjustment of the system active time according to its available power.

The paper is organized as follows. Section II describes the system overview for the oceanic sensing platform. Section III discusses the switched-capacitor (SC) DC/DC converter designed in this work. Section IV shows the measurement results and the paper is concluded in Section V.

II. SYSTEM OVERVIEW

A. Small-Scale Microbial Fuel Cell (MFC)

A micro-MFC was set up for experiments in the laboratory environment inside an aquarium (45 $\times$ 90 cm$^2$). Sediment from the Marine Corps Recruiting Depot marina in San Diego, CA, USA, was collected during low tide. The aquarium was filled with the 15 cm-deep sediment. 25 cm of salt water above the sediment was continuously exchanged with surface water pumped from the San Diego Bay.

The MFC is comprised of a graphite rod anode and a carbon fiber brush cathode. The graphite rod anode was 1.9 cm in diameter. The anode length of 7.5 cm with a respective surface area of 21.3 cm$^2$ was evaluated as anodes for a MFC supplying power to the electronics. Electrical contacts for the anode were created by drilling a small hole (0.08 cm) located 1.3 cm from one end, through which titanium wire was threaded through the hole and tightly twisted for secure contact. The carbon-fiber brushes used as a cathode for the MFC has length of 12 cm with diameter of 12 cm and consists of carbon fiber fixed in a titanium wire stem. The cathode was overdesigned to ensure that the device would be anode limited, in order to observe the limitations of 21.3 cm$^2$ anodes.

Initially, the anode was pushed into the sediment vertically with the titanium wire oriented towards the top of the sediment to emulate the deployment of a dart type MFC. The cathode was hung vertically in the overlying water. In order to condition the MFC for use with the electronics, it was operated under varying conditions to maintain a cell voltage greater than 0.5 V. It was left under open circuit conditions for 24 hours followed by sequential loading of a passive resistor. After 12 days, the MFC was maintaining a voltage ranging from 0.6–0.7 V.

B. Electronics

A custom ultra-low power chip (CTRL chip) was designed to harvest energy from benthic MFCs and perform processor operations. Fabricated in a commercial 180 nm CMOS technology, this chip is part of a 1.0 mm$^2$ die-stacked sensor node system [11]. As the main processing and housekeeping chip of the system, the CTRL chip features an ARM Cortex-M0 processor, 3 kB of SRAM, I2C interface for external sensor components, sleep controller, optical programming interface, power-on reset detector (POR), brown-out detector (BOD) and a power-management unit (PMU) (Fig. 2). Various leakage power reduction techniques limit the overall chip power consumption to only 11 nW in sleep mode, making it ideal for sensor applications with a duty cycled usage scenario.

The processor core operating at 400 kHz can configure the sleep controller to schedule sleep/wakeup cycles of the whole system. In sleep mode, I2C controller, layer controller, and the core are power-gated. The SRAM is used for storing both instructions and data. Since the custom 8-T SRAM cell has an ultra-low leakage power [12], the SRAM does not need to be power-gated. Hence, the custom SRAM retains its states as long as 0.7 V supply is present, avoiding the need of a non-volatile memory.

The main data interface of the CTRL chip is a modified I$^2$C protocol [11], which is compatible with the standard I$^2$C protocol. The core can generate I$^2$C messages through the layer controller to talk to other off-chip I$^2$C-compatible components as memory-mapped I/O operations. I$^2$C is also used to load the program instructions onto the memory. When wired I$^2$C connection is impractical, the optical receiver can be used to program the chip with light. This option can be attractive for underwater operations, in which exposed wired connection can lead to corrosion or other physical damage.

As the energy storage device, a rechargeable thin-film Li-ion battery with nominal voltage of 4.0 V is chosen. High battery voltage increases storage capacity of the battery which allows the sensor to operate longer during times of low or none harvesting. Also, Li-ion battery can be made in a small form factor (110 mm$^3$). Compared to super capacitors, a battery has a lower self-discharge rate (1% per year) and a faster voltage ramp up during initial charging, which allows quick initial system boot up.

The PMU is responsible for harvesting energy from the MFC ($V_{MFC}$) and charging the battery. It also converts a nominal battery voltage of 4.0 V to $V_{X1}$ and $V_{X2}$ (nominally 1/6 and 2/6 of $V_{BAT}$, 0.67 V and 1.33 V, respectively), that are used to power different components of the chip [13]. Fig. 3 shows PMU state transitions in response to battery voltage change. When the battery voltage stabilizes above 3.4 V, the PMU enters Operational Mode and the system is activated. During Operational Mode, the system switches between Sleep and Active Modes based on the user-defined program.

The BOD continuously monitors the battery voltage, and when it detects that the battery voltage has dropped below 3.1 V, it signals PMU to enter Deep Sleep Mode to prevent the battery from over-discharging. During Deep Sleep Mode, all supply voltages are turned off and the system only consumes 185 pW. Since SRAM is also powered down in this mode,
its content is lost and the chip needs to be re-programmed. Harvested energy availability is monitored while the system is in Deep Sleep Mode. The system enters Recovery Mode when sufficient power is available. In this mode, the battery is recharged from the harvesting source until the battery voltage increases above 3.4 V. At this point, the system returns to its normal Operational Mode.

III. SWITCHED-CAPACITOR DC/DC CONVERTER

In this work, a switched-capacitor (SC) DC/DC converter is designed as an energy harvester and a step-down converter in the PMU. As an energy harvester, it transfers energy from a benthic MFC (~0.4 V) to a lithium thin-film battery (~4.0 V). On the other hand, as a step-down converter, it delivers power from the battery to loading circuits such as a processor and memory (0.67 V/1.33 V).

Boost and buck converters with off-chip inductors are one of the common solutions for such voltage up/down conversion. However, inductive converters suffer from low efficiency for high conversion ratio and low output current [14]. Therefore, a SC converter is selected for higher efficiency at high conversion ratio (6×–10×) and low output current (down to nA). In addition, on-chip capacitors eliminate the need for off-chip components, allowing easier system integration and manufacturing cost reduction.

One of the key requirements of the converter is maintaining reasonable step-down conversion efficiency for a wide range of output current. This is because the output current can vary from several nA in sleep mode to tens of µA during active mode. Such duty-cycled operation is a key feature of ultra-low power sensing systems to lower average power consumption [11], [12]. Another key requirement is the ability to harvest energy from a harvesting source with wide range of input current. Harvested power from a benthic MFC can vary as environmental conditions change. Anode contact area to sediment, amount of active bacteria in sediment, and surface condition of cathode affect the amount of available power from MFC and change from time to time.

Therefore, SC DC/DC converters that can address these two key requirements are designed for the MFC-powered sensing platform. The SC converter topology used in this work is identical to the converter structure presented in [13]. However, the converter in [13] was not optimized for power conversion in extremely low, nA-level current where efficiency loss at gate driver and clock generator become significant. Therefore, details on lower power gate driver and clock generator scheme as well as detailed design consideration and analysis on the topology will be discussed in this section.

A. Converter Design

Fig. 4 shows a block diagram of the SC DC/DC converter. For energy harvesting, the 1:3 DC/DC converter generates 2× and 3× voltages (V_{MFCX2} and V_{MFCX3}) from the MFC voltage (V_{MFC}), and a 1:6 DC/DC converter transfers charge from V_{MFCX2} or V_{MFCX3} to battery (V_{BAT}). The voltage conversion ratio from the MFC to the battery is determined by the connection between V_{MFCX2}/V_{MFCX3} and V_{X1}/V_{X2}, allowing conversion ratios of 1:9, 1:12, and 1:18.

Also, the 1:6 DC/DC converter is used as a 6:1 step-down converter to deliver power from the battery to V_{X1} and V_{X2} for low-voltage and low-power operation of analog and digital circuits in the sensing system. Such configuration allows efficient use of capacitors in the converters by utilizing a 6:1 down-converter as a 1:6 up-converter, eliminating the need for two separate up-conversion and down-conversion networks as shown in Fig. 5.

Fig. 6 shows the circuit diagram of the 1:6 SC DC/DC converter. A ladder topology is chosen to provide multiple of output voltages in step-down conversion. Other SC-based converter topologies such as Dickson and series-parallel cannot easily offer more than one stepped-down output voltages. The bottom plates of flying capacitors (C_{FLY}) are connected together in order to store more charges, thereby decreasing output resistance [15].

For the capacitors, metal-insulator-metal (MIM) capacitors are used since logic circuits such as the processor and memory cells can be placed underneath to maximize area utilization. In this converter, the voltage assigned to capacitors is not limited by the maximum allowable voltage for the MIM capacitor since it is larger than the possible maximum voltage, battery voltage.
The converters are implemented in 2 interleaved phases to achieve low ripple voltage at the outputs. By using complementary switch control signals ($\Phi_1, \Phi_2$), the 2 phase converter can be implemented with minimal overhead.

Decoupling capacitors are also employed for smaller ripple at outputs. However, given the fixed total area of capacitors (0.9 nF at 0.6 mm²), increasing decoupling capacitance can degrade energy harvesting efficiency since flying capacitance used for transferring charge from harvesting source to battery is decreased. Fig. 7 clearly shows this tradeoff between conversion efficiency and output ripple in simulations: with larger flying capacitance, efficiency improves at the cost of larger ripple. To keep both efficiency and ripple at reasonable level, 50% of total capacitance (324 pF out of 648 pF) is assigned as decoupling capacitors in the proposed converter.

The proposed topology combines a step-down converter and a step-up converter, which can benefit from direct charge transfer paths from the MFC to load circuits without charge storage in the battery as shown in Fig. 4. Whenever a charge is transferred through a switch, there is conduction loss due to voltage drop across the switch. With separate step-up/step-down conversion as shown in Fig. 5, charges have to be transferred all the way to the battery through the step-up converter and then to load circuits through the step-down converter, which is through up to 26 switches. In the combined topology, charges are directly delivered to load circuits from the MFC through as few as 6 switches. The difference in the number of switches that charges are transferred through impacts the amount of conduction loss and hence harvesting efficiency. Fig. 8 compares the simulated conversion efficiency of combined (Fig. 4) and separate converters (Fig. 5). In these simulations, the MFCs with smaller input resistance are assigned for larger output current. The proposed combined converter shows 13% efficiency increase compared to the separated converter.

One drawback of this topology is that it is difficult to optimize both step-down conversion and energy harvesting operations simultaneously. There can be an optimal switching frequency for step-down conversion where down conversion efficiency is the highest for a given output current. On the other hand, there can be another optimal frequency for energy harvesting where the highest harvesting efficiency can be achieved for a given harvesting condition. These two optimal frequencies do not necessarily match, hence both operations cannot be optimized simultaneously. However, it is clear which operation should be optimized in each operation mode of the sensing system. In active mode, output power consumption (40 $\mu$W) is typically much higher than harvested power (5 $\mu$W), so more energy is consumed from battery rather than harvested from MFC. Therefore, operation at optimal step-down conversion efficiency is desired. In contrast, during sleep mode, standby power of the system (11 nW) is typically lower than harvested power. Therefore, the switching frequency should be set for the optimal harvesting efficiency. Moreover, most of the energy is harvested in sleep mode since the proposed sensor system spends most time in sleep modes (8 min per cycle) and wakes up for very short time (1 s per cycle). Therefore, optimization of energy harvesting in sleep mode is a critical factor for achieving energy-autonomous operation.
When there is non-zero output current for a SC DC/DC converter, capacitor charging/discharging losses and resistive conduction losses incurs voltage drop at the output. This voltage drop can be represented as follows:

$$v_{\text{drop}} = i_{\text{out}} R_{\text{OUT}} \approx i_{\text{out}} \sqrt{k_1 \left( \frac{1}{C_{\text{fly}, f_{\text{sw}}}} \right)^2 + k_2 R_{\text{on}}^2}$$  \hspace{1cm} (1)$$

where $R_{\text{OUT}}$ is output impedance due to the losses, $k_1$ and $k_2$ are constants depending on the converter topology, and $R_{\text{ON}}$ is switch on-resistance [14], [15]. This equation clearly shows that the switching frequency should be increased for larger output current to regulate output voltage drop with a given flying capacitor value and topology until resistive conduction losses become dominant. Here, MIM capacitors are used for maximum area utilization to maximize $f_{\text{sw}}$ so that $i_{\text{out}}$ could be minimized to reduce switching loss. Size of each flying capacitor is 32.4 pF.

Since the input or output power can vary significantly in this system, two different switch sizes are used to achieve efficient conversion. First, for low input and output power, the minimum-size transistors are used to minimize switching loss. As will be seen in Fig. 16, up to 3 MHz for 3.6 μW, the converter efficiency is not limited by conduction loss from the small switches. For high input and output power, faster switching frequency is used to suppress capacitor charging and discharging losses according to (1). In addition, larger switches are also necessary for less resistive conduction losses to decrease the total resistance.

Fig. 9 shows the output voltage drop and step-down conversion efficiency with different switch sizes for a given output power of 40 μW, which is the typical output power of proposed system in active mode. Switching frequency is fixed to 4 MHz in this simulation. With larger switches, conduction loss decreases, and switching loss increases due to larger parasitic capacitance, resulting in lower conversion efficiency. Therefore, NMOS transistors with 15× min-size (31× for PMOS) are utilized as switches in high power operation to limit the output voltage drop to 10%.

Additional sizes can be added for switches to obtain optimal efficiency at multiple input/output conditions. However, parasitic capacitance ($C_{\text{ds}}$ and $C_{\text{sh}}$) of the unused transistors causes switching loss, which can decrease conversion efficiency in low-power condition.

**Fig. 9.** Output voltage drop and step-down conversion efficiency with different switch sizes.

**Fig. 10.** Gate drivers (a) level-converter-based gate driver (LCGD). (b) AC-coupling-based gate driver (ACGD).

B. Gate Drivers

The SC DC/DC converter in previous design [13] utilizes level-converter-based gate drivers (LCGD) as shown in Fig. 10(a). The LCGD is based on the level converter in [16], which is typically used for interfacing digital circuits in two different voltage domains. Due to robust operation as a digital logic gate, the output of LCGD is guaranteed to have full supply voltage swing. This property makes the LCGD an attractive option for handling large input or output current.

However, switching overhead for LCGD is significant since it is a ratioed logic—whenever the inputs switch, the pull-down current of the NMOS has to overcome the pull-up current of the PMOS in the first stage. For improving efficiency with low input or output power, an AC-coupling-based gate drivers (ACGD) [17] is introduced as shown in Fig. 10(b). The ACGD scheme relies on AC coupling of inputs to efficiently generate gate driving signals without the ratioed logic. In simulation, switching ACGD for a cycle consumes 12.5 fJ whereas LCGD requires 202 fJ. Fig. 11 shows power consumed for gate driving when the 1:6 DC/DC converter is constructed only with ACGDs or LCGDs assuming the driven gates are identically sized. It shows ACGD consumes ~4× lower power than LCGD.

Although ACGD can efficiently generate gate driving signals, its driving capability is limited compared to the LCGD due to its coupling nature. Fig. 12 shows gate driving voltage for driving minimum-size transistors as function of coupling capacitance and switching frequency with ACGD. Reasonable coupling capacitance value is required to guarantee strong gate
driving voltage. To keep coupling capacitor value small for efficient operation, minimum-sized switch is paired with ACGD. In the final 1:6 DC/DC converter design, ACGDs with minimum-sized switches and LCGDs with 31×-size switches are connected in parallel as shown in Fig. 6 so that efficient low-power conversion is achieved with ACGDs and high-power conversion is obtained with LCGDs.

C. Clock Generator

The amount of charge that can be transferred through the switched capacitor converter is proportional to the capacitance of flying capacitors and their switching frequency. Since the capacitance value is fixed in design time, the switching frequency needs to be adjusted to accommodate variation on input or output power during operation. Therefore, a variable-frequency clock generator is a key element for efficient operation. However, designing an efficient clock generator for the converter transferring from nW to μW of power is a non-trivial challenge since it has to meet following conditions: 1) a wide range of frequency should be covered; 2) power consumption should be scaled with the output frequency especially at low frequency to maintain reasonable efficiency at nW order; 3) output should have full-voltage swing (2 V) to avoid efficiency degradation with ACGD.

A current-starved ring oscillator is a typical solution for energy-efficient broad-range clock generation. The output frequency is directly proportional to bias current controlled by starving transistors. Hence, the power consumption of the oscillator is scaled with the output frequency. However, the total power consumption of the clock generator suffers from short-circuit current through an output buffer, typically series of inverters, in low frequency regime where voltage transition slew is very low due to extremely starved driving current. As a result, power consumption is not scaled below certain frequency, as shown in Fig. 13. Furthermore, generating bias voltages of starving transistors for very low frequency is challenging since it typically operates transistors in deep sub-threshold mode where transistors are very susceptible to variation. Clearly, new oscillator topology is required for low output or harvested power.

For energy-efficient slow clock generation, an oscillator can be operated at low voltage (\(V_{X1}\)) to reduce dynamic energy consumption. With such low supply voltage, starving current with
partially off header/footers is unreliable. Instead, starving current with narrow and long always-on transistors as shown in Fig. 14(a) can be a reliable solution since the full $V_{CS}$ swing makes it less susceptible to variations. The output of the oscillator is then buffered with series of inverters [Fig. 14(b)]. Buffering at V1 domain can suppress short-circuit current if supply voltage is lower than sum of threshold voltages of NMOS ($V_{THN}$) and PMOS ($V_{THP}$). The buffered output can be level-converted to the desired voltage level ($V_{X2}$ then $V_X$).

By employing two device flavors (regular and high $V_{TH}$) for current-starved delay cells, efficient frequency scaling could be achieved down to 800 Hz as shown in Fig. 13. However, current starving approach cannot achieve efficient scaling below this point. For slower frequency, leakage-based oscillators [18] are selected to efficiently generate slow clocks: their delay cell’s output voltages rapidly escape the voltage range between $V_{THN}$ and $V_{DD} - V_{THP}$, where short-circuit current can occur.

A clock generator that combines the three ring oscillators is designed as shown in Fig. 14(b). The number of delay-cell stages can be controlled to tune frequency. For energy-efficient scaling of the clock generator down to nW power regime, unnecessary switching activities in the oscillator are suppressed. A ring decoder is added as shown in Fig. 14(c) and stops propagation of unnecessary switching activities to the next delay-cell stage and multiplexer inputs. Fig. 15 shows that it can reduce 30% of power consumption in the fast-type oscillator.

By employing two device flavors (regular and high $V_{TH}$) for current-starved delay cells, efficient frequency scaling could be achieved down to 800 Hz as shown in Fig. 13. However, current starving approach cannot achieve efficient scaling below this point. For slower frequency, leakage-based oscillators [18] are selected to efficiently generate slow clocks: their delay cell’s output voltages rapidly escape the voltage range between $V_{THN}$ and $V_{DD} - V_{THP}$, where short-circuit current can occur.

A clock generator that combines the three ring oscillators is designed as shown in Fig. 14(b). The number of delay-cell stages can be controlled to tune frequency. For energy-efficient scaling of the clock generator down to nW power regime, unnecessary switching activities in the oscillator are suppressed. A ring decoder is added as shown in Fig. 14(c) and stops propagation of unnecessary switching activities to the next delay-cell stage and multiplexer inputs. Fig. 15 shows that it can reduce 30% of power consumption in the fast-type oscillator.
IV. EXPERIMENTAL RESULTS

A PCB board was designed for system integration testing with two sections: SYSTEM and DEBUG (Fig. 18) [20]. The SYSTEM portion was designed to mimic the die-stacked system in [11], by replacing the inter-layer bond-wire connections with PCB traces. It includes the CTRL chip, a commercial 4 V 1 mAh thin-film battery, and additional sockets for other sensing modalities such as pressure or temperature sensors. The DEBUG section of the board houses a DEBUG chip, which is a variant of the CTRL chip that has additional peripheral circuitry for debugging purposes. Its main role in this system is twofold: programming the CTRL chip and monitoring the wires to observe the status of the CTRL chip. The only electrical connection between the DEBUG and CTRL chips are the two wires and ground. Once the CTRL chip is programmed, the DEBUG section can be disconnected for field deployment of the system.

Fig. 19 shows the measured MFC voltage versus time over the 49.3 hour period, broken into five different regions. The MFC voltage was sampled at 2 samples per second in regions 1–4. Region 2 is a period of data acquisition failure that lasts for 1.5 hours. In Region 3 the data acquisition software is restarted and the sample rate continues to be 2 samples per second. Region 4 shows another data acquisition failure that lasts for 9.5 hours (overnight). In Region 5 the data acquisition software was restarted and the sample rate changed to 1 sample per 5 minutes to avoid further data acquisition failures. This region extends to the end of the long term experiment at hour 49.3, at which point the electronics are intentionally disconnected. The MFC voltage then begins to approach the open circuit voltage. This long term experiment was halted due to collaboration time constraints.

Fig. 20 shows Region 1 in more detail, showing the loading effect of CTRL chip’s PMU on the MFC, with the voltage dropping from 0.78 V to 0.70 V. When the DEBUG chip is used to initially program the CTRL chip, large current is drawn by the unit and layer controller, resulting in a further MFC voltage drop to 0.64 V. Upon completion of the initial programming, the chip goes into sleep mode and the MFC voltage rises to 0.72 V. Afterwards, voltage spikes begin to appear at uniform intervals, corresponding to the CTRL chip’s duty cycle in which the chip wakes up every 8 minutes, executes the program for 1–2 seconds, and then goes back to sleep.

The voltage of the battery at the beginning of the long term experiment was 4.0908 V. At the end of the experiment, the battery voltage was recorded at 4.0932 V. This increase in energy stored in the battery over the course of the experiment confirms the capability of MFCs as a power source to keep the integrated system self-sustainable. The average current generated by the MFC during the integration period was 7.5 mA. With the average MFC voltage being 0.72 V during integration, this corresponds to 5.4 μW of power generation. The harvested current into the battery from the PMU harvesting circuit was 380 nA during sleep mode. With a usage scenario of waking up every 10 minutes for 10 ms to retrieve data from a sensor and storing it, the battery can supply 20 mA of current during the active mode without losing net energy. Fig. 21 shows the experimental setup in a wet laboratory.

Table I shows summary of this work and comparison with the other prior works powered by MFCs. The proposed system was
powered by the smallest MFC, whose anode is 12.4× smaller and output power 185× smaller than other prior works. To implement the self-sustainable sensor platform with such a small MFC, the SC-based harvester was designed as an integrated circuit. The proposed system was the first MFC-powered system with rechargeable battery and voltage level monitoring. The system was also equipped with a processor and memory with P2C interface which allows it to be potentially used as generic platform and expanded with various sensing modalities.

V. CONCLUSION

The proposed system-on-mud platform offers perpetual oceanic sensing solution thanks to energy harvesting from micro-MFCs and ultra-low leakage standby mode. The switched capacitor DC/DC converter in this system enables to cover a wide range of input and output power from a variety of environment and load condition. In a long-term experiment, the energy autonomous operation of micro-MFC powered system is demonstrated.

REFERENCES


Inhee Lee received the B.S. and M.S. degrees in electrical and electronic engineering from Yonsei University, Seoul, Korea, in 2006 and 2008, and his Ph.D. degree from the University of Michigan, Ann Arbor, MI, USA, in 2014, respectively. He is currently a research fellow at the University of Michigan, where he researches low-power micro-scale sensing systems.

Juhyung Lee (S’17–M’18) received the B.S. degree in electrical engineering from KAIST, Korea, in 2010, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2013. He is currently pursuing the Ph.D. degree in the same institution. His research interests include smart sensor systems.

Suyoung Bang (S’09) received the B.S. degree in electrical engineering from KAIST, Korea, in 2010, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2013. He is currently pursuing the Ph.D. degree in the same institution. His research interests include on-chip voltage regulator design.

Adriane Wolfe received her B.S. degree in electrical engineering from the University of Buffalo, Buffalo, NY, USA, in 2009. She is currently pursuing a M.S. degree in systems engineering at the University of Michigan, Ann Arbor, MI, USA. She worked for the U.S. Navy at the SPAWAR Systems Center Pacific from 2009 to 2014 conducting research and development on energy systems and energy management technologies.
Richard Bell received the B.S. degrees in mathematics and physics from the State University of New York at Binghamton, NY, USA, in 2005, the M.S. degree in electrical engineering from the State University of New York at Buffalo, NY, USA, in 2009. He received the M.A.S. degree in wireless embedded systems from the University of California San Diego, CA, USA, in 2013, where he is currently pursuing the Ph.D. degree in electrical engineering.

Since 2009, he has worked in the SPAWAR Systems Center Pacific, San Diego. There he has worked on GPS tracking devices, microbial fuel cell energy generation strategies, and secure voice communications systems.

Seokhyeon Jeong (S'12) received the B.S degree in electrical engineering from the Korea Institute of Science and Technology (KAIST), Korea, in 2011. He is currently pursuing the Ph.D degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA. His research interests include subthreshold circuit designs, ultra-low power sensors, and the design of millimeter-scale computing systems.

Yejoong Kim (S'08) received the B.S. degree in electrical engineering from Yonsei University, Korea, in 2008, and the M.S. degree in electrical engineering and computer science from the University of Michigan, Ann Arbor, MI, USA, in 2012. He is currently pursuing Ph.D. degree at the same institution. His research interests include subthreshold circuit designs, ultra low-power SRAM, and the design of mm-scale computing systems and sensor platforms.

Jeffrey Kagan received his B.S. degree in chemical engineering from the University of California, Irvine, CA, USA, in 2009. He has been working as an engineer for the Navy since graduating.

Meriah Arias-Thode received the B.S. degree in biology from the University of Texas at San Antonio, TX, USA, and a Ph.D. degree in marine biology (environmental microbiology) from the University of California San Diego, CA, USA, Scripps Institution of Oceanography.

She is a Senior Environmental Microbiologist with the U.S. Navy at the SPAWAR Systems Center, Pacific, San Diego, CA, USA. She also serves on the scientific advisory board for the AEHS.

Bart Chadwick received his B.S. degree in Naval Architecture and Offshore Engineering from the University of California, Berkeley, CA, USA, and his Ph.D. degree in Oceanography from Scripps Institution of Oceanography, University of California, San Diego, CA, USA.

He is currently the Research Director for the U.S Navy's Energy and Environmental Sciences Branch, SPAWAR Systems Center Pacific. His research spans areas of environmental assessment, climate change vulnerability, and energy harvesting.

Dennis Sylvester (S’95–M’00–SM’04–F’11) received a Ph.D. degree from the University of California, Berkeley, CA, USA, and is Professor of Electrical Engineering and Computer Science at the University of Michigan, Ann Arbor, MI, USA. He is the Director of the Michigan Integrated Circuits Laboratory (MICL), a group of ten faculty and 70+ graduate students. He has published over 375 articles along with one book and several book chapters. His research interests include the design of millimeter-scale computing systems and energy efficient near-threshold computing.

David Blaauw (M’94–SM’07–F’12) received his B.S. degree in physics and computer science from Duke University, Durham, NC, USA, in 1986, and his Ph.D. degree in computer science from the University of Illinois, Urbana, IL, USA, in 1991. Since August 2001, he has been on the faculty at the University of Michigan, Ann Arbor, MI, USA, where he is a Professor. He has published over 450 papers and holds 40 patents. His work has focused on VLSI design with particular emphasis on ultra low power and high performance design.

Yoonmyung Lee (S'08–M'12) received a B.S. degree in electronic and electrical engineering from the POSTECH, Pohang, Korea, in 2004, and his M.S. and Ph.D. degree from the University of Michigan, Ann Arbor, MI, USA, in 2008 and 2012, respectively. He was a recipient of Samsung Scholarship and Intel Ph.D. fellowship.

From 2012 to 2014, he was with University of Michigan as research faculty and recently joined Sungkyunkwan University, Korea, as an Assistant Professor. His research interests include energy-efficient integrated circuits design for low-power high-performance VLSI systems and millimeter-scale wireless sensor systems.