Abstract—This paper presents a fully integrated energy harvester that maintains >35% end-to-end efficiency when harvesting from a 0.84 mm$^2$ solar cell in low light condition of 260 lux, converting 7 nW input power from 250 mV to 4 V. Newly proposed self-oscillating switched-capacitor (SC) DC-DC voltage doublers are cascaded to form a complete harvester, with configurable overall conversion ratio from 9× to 23×. In each voltage doubler, the oscillator is completely internalized within the SC network, eliminating clock generation and level shifting power overheads. A single doubler has >70% measured efficiency across 1 nA to 0.35 mA output current (>10$^5$ range) with low idle power consumption of 170 pW. In the harvester, each doubler has independent frequency modulation to maintain its optimum conversion efficiency, enabling optimization of harvester overall conversion efficiency. A leakage-based delay element provides energy-efficient frequency control over a wide range, enabling low idle power consumption and a wide load range with optimum conversion efficiency. The harvester delivers 5 nW–5 µW output power with >40% efficiency and has an idle power consumption <3 nW, in test chip fabricated in 0.18 µm CMOS technology.

Index Terms—DC-DC converter, energy harvester, self-oscillating, switched capacitor, ultra low-power, voltage doubler.

I. INTRODUCTION

Recent advances in low power circuits have enabled mm-scale wireless systems [1], [2] for wireless sensor networks and implantable devices, among other applications. Energy harvesting is an attractive way to power such systems due to the limited energy capacity of batteries at these form factors. However, the same size limitation restricts the amount of harvested power, which can be as low as tens of nW for mm-scale photovoltaic cells in indoor conditions. Efficient DC-DC up-conversion at such low power levels (for battery charging) is extremely challenging and has not yet been demonstrated.

Boost DC-DC converters are widely used to harvest energy from DC sources and yield high conversion efficiency [3]–[6]. However, they require a large off-chip inductor at low harvested power levels, increasing system size. Alternatively, switched-capacitor (SC) DC-DC converters can be fully integrated on-chip and are favored for form-factor constrained applications [7]–[14]. At low power levels, SC converter efficiency is constrained by the overheads of clock generation and level-conversion to drive the switches. As a result, efficient SC converter operation has been limited to the µW range.

This paper presents a fully integrated switched-capacitor energy harvester that consists of cascaded self-oscillating voltage doublers [15]. In each voltage doubler, an oscillator is completely internalized and clocking power overhead is reduced. The reduced power overhead of both clock generation and level shifting enables the harvester to operate with very weak power sources, as low as a few nWs. By completely integrating the clock generation in the SC, the overhead scales with the current load resulting in a very wide load range of ~ 1000×. By adjusting the number of cascaded voltage doublers as well as with a new method of modulating the low voltage applied to each doubler stage, the overall conversion ratio can be configured between 9× and 23×.

Section II presents the structure of the self-oscillating voltage doubler and describes the frequency modulation scheme for efficiency optimization. Section III describes the energy harvester structure. Section IV presents measured results and Section V concludes the paper.

II. SELF-OSCILLATING VOLTAGE DOUBLER

A. Motivation and Basic Structure

As shown in Fig. 1, conventional SC DC-DC voltage doublers generally consist of three parts: clock generator, level shifter and switched capacitor network (SCN). The clock generator produces a clock, which is fed into the level shifters. The level shifters take the clock and create switch control signals for the SCN. As the clock oscillates, the SCN periodically

Manuscript received April 22, 2014; revised June 27, 2014; accepted July 15, 2014. Date of publication August 29, 2014; date of current version November 20, 2014. This paper was approved by Guest Editor Makoto Nagata.

W. Jung, S. Oh, S. Bang, Z. Foo, G. Kim, Y. Zhang, D. Sylvester, and D. Blaauw are with the University of Michigan, Ann Arbor, MI 48105 USA (e-mail: wanyeong@umich.edu).

Y. Lee was with the University of Michigan, Ann Arbor, MI 48109-2122 USA, and is now with the Department of Semiconductor Systems Engineering, SungKyuKwan University, Korea.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2014.2346788
In each stage, inverters from the top and bottom is assumed to be constant in this analysis. As the total solely due to the driving capability of the next stage in their ring, creating a multi-phase DC-DC converter with overlapping charge/discharge phases and self-sustaining operation. Every transistor in this structure is essentially a flying cap switch and hence dynamic power loss is minimized since there are no superfluous transistors. The natural multi-phase operation reduces output voltage ripple with little cost.

Another advantage of this structure lies in reduced level shifting overhead. Conventional level shifters generally use output keepers, which generate contention loss in addition to dynamic power loss. This contention loss comes from the timing mismatch among the signals of a level shifter; depending on the amount of mismatch, contention loss can dominate dynamic power consumption and greatly reduce overall efficiency. Some previous SC voltage converters have used nonoverlapping clocks to reduce level shifting contention loss [10]–[12]. However, this introduces another overhead, i.e., generation of the nonoverlapping clocks. Additionally, such a converter does not actively convert power during the nonoverlapping periods, reducing its maximum output power.

The self-oscillating voltage doubler has no dedicated level shifter because both ring oscillators actively generate their own clock signals. However, contention loss can still arise from phase mismatch between the two oscillations. This is mitigated by the fact that the two oscillators are synchronized at every stage and hence the amount of mismatch is very small, avoiding the need for nonoverlapping clocks. According to simulation results, phase mismatch is less than 1% of a fanout-of-4 (FO4) inverter delay, and contention loss from this mismatch is also under 1% of total dynamic power loss.

The self-oscillating voltage doubler is capable of self-startup regardless of its initial state. When \(V_{\text{IN}}\) is initially supplied to \(V_{\text{MFP}}\), the bottom oscillator starts oscillating. In each SCN stage of the doubler, both the nodes before and after the flying cap driver are coupled between the top and bottom oscillator. Therefore, even when \(V_{\text{HIGH}}\) is very low and the top oscillator is not oscillating by itself, the coupled nodes in the top oscillator will be rising and falling, and hence some charge is transferred to \(V_{\text{HIGH}}\) solely due to the driving capability of the bottom oscillator. Due to this fluctuation of the top nodes, \(V_{\text{HIGH}}\) can rise above the average voltage level of the top nodes. As \(V_{\text{HIGH}}\) becomes higher, the average level of the top nodes also increases, forming a positive feedback that raises \(V_{\text{HIGH}}\) above \(V_{\text{MED}}\). As \(V_{\text{HIGH}}\) rises higher than \(V_{\text{MED}}\), the top oscillator starts normal oscillation on its own. Because the top oscillator is initially much weaker than the bottom, the top oscillation is naturally synchronized to the bottom oscillator. After synchronization, the voltage doubler starts normal operation, continually generating output power.

\[ R_{\text{DIV}} = V_{\text{OUT}} / V_{\text{IN}} \]

The self-oscillating voltage doubler is modulated to maintain optimum conversion efficiency over a wide range of output power levels. The specific goal of the modulation is to balance conduction and switching losses by examining the ratio of output to input voltages (\(R_{\text{DIV}} = V_{\text{OUT}} / V_{\text{IN}}\)). A low \(R_{\text{DIV}}\) indicates a large voltage across the switches and dominant conduction loss. Conversely, high \(R_{\text{DIV}}\) indicates low conduction loss (zero as \(R_{\text{DIV}} \to 2\)) and more dominant switching losses due to a higher frequency needed to transfer the same amount of load current.

To find optimum \(R_{\text{DIV}}\), we first define \(C_{\text{FLY}}\) as the total amount of flying cap, \(f\) as the oscillation frequency, and \(\Delta\) as the amount of voltage drop:

\[ \Delta = 2V_{\text{IN}} - V_{\text{OUT}} \]

The voltage doubler operates in a multi-phase manner with low ripple, and hence \(V_{\text{OUT}}\) is assumed to be constant in this analysis. In this case the input power to the voltage doubler \(P_{\text{IN}}\) can be approximately written as

\[ P_{\text{IN}} = 2C_{\text{FLY}}V_{\text{IN}}\Delta f \]
by additionally assuming that \( \Delta \ll V_{IN} \) and that the top and the bottom oscillators have similar total parasitic capacitances. With these additional assumptions, the active current going out from \( V_{HIGH} \) to \( V_{MED} \) through the top oscillator is nearly reused as the active current flowing from \( V_{MED} \) into \( V_{LOW} \) through the bottom oscillator. Therefore, only a small portion of the total parasitic effect, or switching loss, is actually incorporated into the true input power, hence the approximate equation is relatively accurate. Simulation results also support the existence of this current reuse and the \( P_{IN} \) approximation. For example, in a simulation with \( \Delta = 0.2V_{IN} \), true input power differs from \( P_{IN} \) in (2) only less than 15% of the total switching loss.

Conduction loss \( L_C \) comes from the effective internal resistance of the voltage converter. Assuming DC at the power rails, this loss is the same as the loss from charge sharing, and can be written as

\[
L_C = C_{FLY} \Delta^2 f. \tag{3}
\]

Switching loss \( L_S \) is the total dynamic power loss in the voltage doubler:

\[
L_S = \left( \sum_{\text{non-flying}} \alpha_i C_i V_{\text{swing}}^2 \right) f - C_{EFF} V_{IN}^2 f \tag{4}
\]

where \( C_i \) is every non-flying capacitor including parasitic capacitance, and \( V_{\text{swing}} \) and \( \alpha \) are the voltage swing and activity factor of each non-flying capacitor, respectively. \( C_{EFF} \) is defined as

\[
C_{EFF} = \sum_{\text{non-flying}} \alpha_i C_i \frac{V_{\text{swing}}^2}{V_{IN}^2} \approx \sum_{\text{non-flying}} C_i \tag{5}
\]

and is independent of the oscillation frequency. This value depends on \( \Delta \) because the \( V_{\text{swing}} \) of the top oscillator nodes depend on \( \Delta \), however it is fairly constant with \( \Delta \ll V_{IN} \).

The ratio of these losses to input power can then be written as

\[
\frac{L_C}{P_{IN}} = \frac{C_{FLY} \Delta^2 f}{2C_{FLY} V_{IN} \Delta f} = \frac{\Delta}{2V_{IN}} \tag{6}
\]

and

\[
\frac{L_S}{P_{IN}} = \frac{C_{EFF} V_{IN}^2 f}{2C_{FLY} V_{IN} \Delta f} = \frac{C_{EFF} V_{IN}}{2C_{FLY} \Delta} \tag{7}
\]

These two ratios are clear functions of \( \Delta \). Assuming \( \Delta \ll V_{IN} \) and neglecting the weaker dependency of \( C_{EFF} \) on \( \Delta \), the inequality of arithmetic and geometric means

\[
\frac{x + y}{2} \geq \sqrt{xy}
\]

can be applied as illustrated in Fig. 3, to obtain the lower bound of total loss ratio:

\[
\frac{L_{TOTAL}}{P_{IN}} = \frac{L_C + L_S}{P_{IN}} = \frac{\Delta}{2V_{IN}} + \frac{C_{EFF} V_{IN}}{2C_{FLY} \Delta} \geq \sqrt{\frac{\Delta}{V_{IN}}} \frac{C_{EFF} V_{IN}}{C_{FLY} \Delta} = \sqrt{\frac{C_{EFF}}{C_{FLY}}} \tag{8}
\]

Therefore, maximum efficiency \( \eta_{MAX} \) is

\[
\eta_{MAX} = 1 - \left( \frac{L_{TOTAL}}{P_{IN}} \right)_{\text{MIN}} = 1 - \sqrt{\frac{C_{EFF}}{C_{FLY}}} \tag{9}
\]

when the following equality condition is satisfied:

\[
\frac{\Delta}{2V_{IN}} = \frac{C_{EFF} V_{IN}}{2C_{FLY} \Delta} \tag{10}
\]

or

\[
R_{DIV} = \frac{V_{OUT}}{V_{IN}} - 2 - \frac{\Delta}{V_{IN}} = 2 - \sqrt{\frac{C_{EFF}}{C_{FLY}}} - 1 + \eta_{MAX}. \tag{11}
\]

Therefore, as long as the circuit operates properly and these two losses are dominant, its optimum efficiency is nearly a constant value that is determined by the ratio of total parasitic capacitances to the total flying capacitances \( C_{FLY} \), and \( R_{DIV} \) at optimum efficiency is also a constant.

As output power becomes smaller, leakage power loss becomes dominant over the conduction and switching losses. Leakage loss can be modeled as a constant current sink attached to the output node, as shown in Fig. 4. In simulation, amount of equivalent leakage current, \( I_{LEAK} \), does not vary over 8% across a wide output voltage range \( V_{IN} < V_{OUT} < 2 \times V_{IN} \). In this model, overall conversion efficiency is

\[
\eta_{overall} = \eta_{\text{without leakage}} \times \frac{I_{LOAD}}{I_{LOAD} + I_{LEAK}} \tag{12}
\]
Fig. 5. Implementation of the voltage doubler with frequency modulation.

and is optimized with the same arguments as a voltage doubler with no leakage, if the load can be approximately considered as a constant current sink. Therefore, even when output power is very small, the optimum efficiency point is still at a similar condition to (13), namely:

$$R_{DIV} \approx 2 - \sqrt{\frac{C_{EFF}}{C_{FLY}}}.$$  \hspace{1cm} (15)

In this work, voltage doubler oscillation frequency is modulated to achieve optimum $R_{DIV}$. Delay blocks are inserted in the oscillation paths and their delay is controlled by an analog delay tuning voltage, $V_{CTR}$ (Fig. 5). Negative feedback control of $V_{CTR}$ adjusts the output voltage level to the desired optimum level.

Instead of frequency modulation, a block enabling scheme is another candidate approach to use the proposed design in a high performance setting with higher power demands. In this scheme, several independent voltage doubler blocks that share the same input and output ports are prepared, with each block capable of being turned on/off independently. According to the desired output power level, the number of turned-on blocks are adjusted to keep optimum output to input voltage ratio. This scheme does not require any delay elements in the oscillation paths, eliminating efficiency loss from delay elements. To match time constants for charging/discharging flying caps to the oscillation period, the ring structure can be lengthened (i.e., more stages) to match its open-loop clock signal path effort to each stage effort for charging/discharging a flying capacitor. In this scheme, the coarser granularity control relative to frequency modulation reduces efficiency when output power is lower than the optimal output power of a unit voltage doubler block. The block enabling scheme also has an advantage for low-power self-startup and idle power minimization. It can oscillate even when the control voltage is 0, though very slowly, and therefore, is capable of self-startup. When the input voltage become available from the cold stage, $V_{CTR}$ goes up from zero voltage, speeding up its oscillation until it reaches optimum. Start-up energy is reduced because its initial oscillation starts from the slowest speed, minimizing dynamic energy loss during start-up. When no input power is available from the power source, $V_{IN}$ always becomes lower than $V_{DIV}$, pulling down the control voltage $V_{CTR}$ to its lowest possible value. This automatically minimizes the idle power consumption.

$V_{CTR}$ is adjusted through negative feedback. A clocked comparator, operating at a fraction of the internal oscillator frequency, takes in a divided form of the output voltage ($V_{DIV} = V_{OUT}/R_{DIV,DESIRED}$) and the input voltage $V_{IN}$. A charge pump then takes in the corresponding pull-up/pull-down signals and adjusts the delay tuning voltage $V_{CTR}$ as needed to either speed or slow the oscillation. As shown in Fig. 7, the voltage divider is implemented with a combination of a diode stack and a capacitive divider, to provide both fast response and good low-frequency behavior. In the charge pump (Fig. 7, right), two input inverter chains with small capacitive loads, $C_{STEP}$, determine the amount of charge transfer per cycle to be similar to
Each chain also generates a short pulse at an output isolation transistor, turning it on briefly and only while the mirrored current flows through. The isolation transistors are turned off otherwise and help sustain the output voltage more than 1000 times longer in simulation than without isolation, even when clock frequency is as low as a few Hz.

III. ENERGY HARVESTER

A. Overall Structure

Fig. 8 shows the block diagram of the complete harvesting system, consisting of four stages of cascaded voltage doublers, a negative voltage generator, and circuits for conversion ratio control. A negative voltage is used to boost overall conversion ratio over 16x and to power control circuits. The negative voltage generator is implemented by connecting $V_{V_{HIGH}}$ and $V_{V_{MED}}$ of the doubler to $V_{IN}$ and ground, respectively, resulting in $V_{NEG} = -V_{IN}$ at the $V_{LOW}$ port of the doubler. The target $R_{DIV}$ of each voltage doubler is adjusted for its optimal operation.

To facilitate energy harvesting from a low voltage source (e.g., a photovoltaic cell under low light), the first stage and negative voltage generator use low $V_{TH}$ ($\sim 300$ mV) devices for their flying cap drivers. Bootstrapping is also used with these low $V_{TH}$ switches, as shown in Fig. 9, to improve $I_{ON}/I_{OFF}$ ratio at low input voltages. To ensure the bootstrapped signal does not decay in a clock cycle, every transistor in the bootstrapping circuit uses a regular threshold voltage. For robust bootstrapping with a fast oscillation frequency, a reset switch for each bootstrap capacitor is driven by the output $\Phi_1$, which has an increased voltage swing. To eliminate the short-circuit path
through the reset switches, an isolation transistor is inserted in each reset path, which is driven by \( \Phi_{-2} \), the output signal of one of the previous bootstrap stages. Thick oxide I/O devices are used in the final doubler stage to protect the circuit from high voltages used to charge energy storage devices such as batteries or supercapacitors.

### B. Conversion Ratio Modulation

The conversion ratio is adjusted by changing the number of cascaded stages. We propose an additional adjustment scheme where the \( V_{\text{LOW}} \) of a doubler is switched among \( V_{\text{IN}} \), \( G_{\text{ND}} \), and \( V_{\text{NEG}} \), as shown in Fig. 8. If \( V_{\text{LOW}} \) is set to \(-V_{\text{IN}}\), the voltage across the flying cap increases, resulting in \( V_{\text{OUT}} = (V_{\text{MED}} + V_{\text{IN}}) \times 2 - V_{\text{IN}} = 2 \times V_{\text{MED}} + V_{\text{IN}} \). If \( V_{\text{LOW}} \) is set to ground for all 4 cascaded stages, the overall conversion ratio is \( 16 \times \). However, if the final stage \( V_{\text{LOW}} \) is set to \( V_{\text{NEG}} \), the overall conversion ratio increases by \( 1 \times \) to become \( 17 \times \). Similarly, setting the third stage \( V_{\text{LOW}} \) to \( V_{\text{NEG}} \) raises voltage \( V_C \) by \(-V_{\text{IN}}\), resulting in an increase of overall conversion ratio by \( 2 \times \). On the other hand, setting \( V_{\text{LOW}} \) to \( V_{\text{IN}} \) decreases conversion ratio. In this way the conversion ratio is controlled in a binary manner as shown in Table I, generating any integer ratio from \( 9 \times \) to \( 23 \times \). By changing the conversion ratio, harvester input voltage \( V_{\text{IN}} \) can be adjusted to closely approximate the maximum-power point of the power source, thereby optimizing the power harvested from the source. By selecting the bottom voltage from among three choices rather than just two, the overall conversion ratio range is greater and also the voltage across each doubler can be chosen properly for best operation.

---

**Fig. 9.** 5-stage bootstrapped ring oscillator for voltage doublers with lower VTH switches and its timing diagram (top right).

**Fig. 10.** Dual switching scheme for the harvester to reconfigure its conversion ratio while maintaining its capability of self-startup.

**Fig. 11.** Die micrograph of 0.18 \( \mu \text{m} \) CMOS test chip. Total flying cap sizes of the standalone voltage doubler and the harvester are 54 pF and 600 pF, respectively.
For example, the switch mapping shown in Table I first seeks to develop a larger voltage across the second doubler since its use of standard $V_{TH}$ transistors, coupled with its lower amplitude (relative to later stages) make its operation more challenging. To enable cold start of the complete system, the control logic (including the conversion ratio register) operates between $V_{NEG}$ and $V_{IN}$ rails. Upon initial system startup, $V_{NEG}$ and $V_{TX}$ become available first, thus allowing the control logic to turn on.
and configure the switches. As shown in Fig. 10, every switch is realized with a dual structure, one controlled with lower voltages for harvester self-startup, and the other controlled by a level-converted higher voltage to strongly turn on the switch for high output power levels. As each stage is powered up, its internal frequency modulation begins to control the frequency for optimum efficiency.

IV. MEASURED RESULTS

The proposed voltage doubler (standalone) and energy harvester are fabricated in 0.18 μm CMOS (Fig. 11). The standalone voltage doubler uses bootstrapping to minimize its leakage. The division ratio of the output voltage divider in the frequency feedback control circuit (see Fig. 5), which is equivalent to the desired output to input voltage ratio ($R_{DIV,DESIFIED}$), is set to 1.73 for the standalone voltage doubler in all measurements. Fig. 12 shows a single doubler has >70% measured efficiency across 1 nA to 0.35 mA output current (>10^5 range) with low idle power consumption of 170 pW. Internal clock frequency is modulated to maintain constant $R_{DIV}$ and is proportional to the load current until the clock period becomes too short relative to the time constant for charging/discharging a flying cap. As described in expression (13) in Section II-B, the conversion efficiency of the doubler is nearly flat within its operational range with an efficiency of roughly $R_{DIV,DESIFIED} - 1 = 73%$.

Fig. 13 shows measured results of the harvester with different conversion ratios. Results show that a 0.35 V input can be converted to a 2.2 V–5.2 V voltage range with similar conversion.

Fig. 15. Measured results of the harvester with a 0.84 mm² silicon solar cell at the input.

Fig. 16. Measurement setup for the second harvester chip’s self-starting behavior.

Fig. 17. Cold start behavior of the harvester powered by a 1.33 mm² solar cell. Output is connected to a capacitor. Light is turned on at some time between 0 ~ 20 s.

Fig. 18. Measured results of the harvester in different temperatures, with solar cell $I_{SC} = 180$ nA.
efficiencies across settings. As conversion ratio goes up, output voltage level monotonically increases except for a transition from 16 to 17. At this transition, the number of cascaded stages increases from 3 to 4, thereby introducing another power loss at the first stage and lowering output voltage level. Fig. 14 shows measured results of the harvester at different $V_{IN}$. Conversion ratio is adjusted to maintain a similar level. With $V_{IN} = 0.45$ V, corresponding to an outdoor condition, the harvester delivers 5 nW–5 μW output power with >40% efficiency and an idle power consumption < 3 nW. For $V_{IN} = 0.25$ V, corresponding to a solar cell under very low light, the harvester can take in between 10 nW and 120 nW to charge a ~ 4 V battery with >35% efficiency. For both $V_{IN}$, the harvester’s output power range well covered expected solar cell power range.

Fig. 15 shows the measured results with a small silicon solar cell (0.84 mm$^2$) at the input. In one test, the harvester is connected to the solar cell under various light conditions. These results are shown in the graph as the X-marked points. In the second test, the solar cell operation is emulated using an external current source in parallel with the solar cell, to perform a finer grain sweep of harvester performance. These two test results are very consistent as shown together in this graph, showing that the harvester can convert input power from the solar cell with up to 50% efficiency under a wide range of light condition, from dim room lighting to beyond outdoor daylight. Because of its low idle power consumption, the harvester shows >35% end-to-end efficiency even under a dim light of 260 lux, where the solar cell generates only 7 nW output power. By adjusting

**TABLE II**

**PERFORMANCE SUMMARY AND COMPARISON OF THE STANDALONE VOLTAGE DOUBLER**

<table>
<thead>
<tr>
<th>Technology</th>
<th>[11] 32nm CMOS</th>
<th>[12] 45nm SOI CMOS w/ trench cap</th>
<th>[13] 0.13μm CMOS</th>
<th>This work (Doubler) 0.18μm CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture</td>
<td>Multi-phase voltage doubler</td>
<td>1:2 step-up/down converter</td>
<td>Multi-phase voltage doubler</td>
<td>Self-oscillating voltage doubler</td>
</tr>
<tr>
<td>Conversion ratio</td>
<td>1 : 2</td>
<td>2 : 1, 1 : 2</td>
<td>1 : 2</td>
<td>1 : 2</td>
</tr>
<tr>
<td>Tested input voltage</td>
<td>1V-1.2V</td>
<td>1V</td>
<td>1V-1.2V</td>
<td>1.2V</td>
</tr>
<tr>
<td>Frequency</td>
<td>250MHz-2GHz</td>
<td>100MHz</td>
<td>N/R</td>
<td>70Hz-19MHz</td>
</tr>
<tr>
<td>Peak efficiency</td>
<td>64%</td>
<td>90%</td>
<td>82%</td>
<td>75%</td>
</tr>
<tr>
<td>Load range</td>
<td>0.4mA-9mA w/ &gt;40% efficiency</td>
<td>0.5mA-5mA w/ &gt;80% efficiency</td>
<td>0.15mA-2.2mA w/ &gt;70% efficiency</td>
<td>1nA-0.35mA w/ &gt;70% efficiency</td>
</tr>
<tr>
<td>Load range in ratio</td>
<td>1 : 23</td>
<td>1 : 10</td>
<td>1 : 15</td>
<td>1 : 350,000</td>
</tr>
<tr>
<td>Area</td>
<td>0.0067mm$^2$</td>
<td>0.0012mm$^2$</td>
<td>2.25mm$^2$</td>
<td>0.069mm$^2$</td>
</tr>
</tbody>
</table>

N/R: Not reported

1 Estimated number from the paper
the conversion ratio the harvester can take in nearly 100% of the solar cell output power at its maximum power point for incident light up to 200 klux, covering almost all practical light conditions (Fig. 15, “Solar cell efficiency” curve).

A second chip is fabricated in 0.18 μm CMOS that includes the harvester with the same design specifications previously described but has interfaces compatible with the M3 (Michigan Micro-Mote) sensor system [2]. This chip is tested with a solar cell of 1.33 mm² area to measure its self-startup characteristic (Fig. 16). As shown in Fig. 17, the harvester cold starts with 55 lux of light and a 5.2 nW power source and charges an output capacitance to 4 V, which is a voltage enough to charge a battery. Fig. 18 shows measured results in different temperatures, with solar cell short circuit current overridden to 180 nA to emulate room lighting. The results show the harvester’s robust operation across −40°C to 50°C temperature range.

This chip is integrated in a very small M³ wireless sensor node system (Fig. 19, top right) with volume of approximately 1 mm³ [2]. A graph at the bottom shows the system battery voltage during operation. As shown in the graph, the system periodically wakes up and sends a radio signal every ~3 minutes. The positive slope in the battery voltage plot during sleep cycles show that the battery is being charged effectively by the proposed harvester. Internalized clock generation and clock frequency modulation allow the doubler to operate across a wide load range (> 10^6 ×) with low idle power consumption of 170 pW. Four voltage doublers are cascaded to form an energy harvester, which can operate with a very limited power source of a few nWs. Overall harvester conversion ratio is configurable from 9× to 23× using bottom voltage switching, a negative voltage generator, and cascaded stage count, generating 2.2 V–5.2 V from 0.35 V V_IN. Measured results with a small silicon solar cell (1.33 mm²) show the harvester cold starts with 55 lux of light and a 5.2 nW power source. The harvester chip is integrated in an actual wireless sensor node system and demonstrates charging of the system battery during typical operation.

| TABLE III |
| \hline |
| \textbf{Technology} & 0.13μm CMOS & 65nm CMOS & 0.35μm CMOS & 0.18μm CMOS |
| \hline |
| \textbf{Architecture} & Transformer self-startup & Integrated charge pump & Integrated charge pump & Cascade of integrated voltage doublers |
| \hline |
| \textbf{Fully integrated} & No (off-chip transformer) & Yes & Yes & Yes |
| \hline |
| \textbf{Self-startup} & Yes (min. 40mV) & Yes (min. 120mV) & N/R & Yes (min. 140mV) |
| \hline |
| \textbf{Input voltage} & 40mV-300mV & 0.12V-0.16V & 0.6V-4V & 0.14V-0.5V |
| \hline |
| \textbf{Output voltage} & 2V & 1V, 1.8V, 3V & N/R & 2.2V-5.2V (0.35V V_IN, 10mA I_OUT) |
| \hline |
| \textbf{Peak efficiency} & 61% @ 0.3V V_IN & 38.6% @ 0.12V V_IN & 70% @ 2V V_IN & 50% @ 0.45V V_IN |
| \hline |
| \textbf{Output power range} & N/R & 1μW-3μW @ 0.12V V_IN & 1μW-1mW (Only peak efficiency reported) & 5nW-5μW w/ >40% efficiency |
| \hline |
| \textbf{Idle power consumption} & N/R & 2μW @ 100μW input & 7μW @ 1mW input & <3nW |
| \hline |
| \textbf{Minimum input power} & N/R & N/R & N/R & 6nW for self-startup |
| \hline |
| \textbf{Area} & 0.093mm² & 0.78mm² & 59mm² & 0.86mm² |
| \hline

N/R: Not reported

1 Estimated number from the paper

V. CONCLUSIONS

This paper presents an ultra-low power fully integrated energy harvester based on a novel SC voltage doubler structure. Internalized clock generation and clock frequency modulation allow the doubler to operate across a wide load range (> 10^6 ×) with low idle power consumption of 170 pW. Four voltage doublers are cascaded to form an energy harvester, which can operate with a very limited power source of a few nWs. Overall harvester conversion ratio is configurable from 9× to 23× using bottom voltage switching, a negative voltage generator, and cascaded stage count, generating 2.2 V–5.2 V V_OUT from 0.35 V V_IN. Measured results with a small silicon solar cell (1.33 mm²) show the harvester cold starts with 55 lux of light and a 5.2 nW power source. The harvester chip is integrated in an actual wireless sensor node system and demonstrates charging of the system battery during typical operation.

REFERENCES


Wanyeong Jung (S’13) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2012, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2014, where he is currently pursuing the Ph.D. degree in electrical engineering. His research interests include ultra-low-power voltage regulators and sensors design for self-powered wireless sensor nodes.

Suyeong Bang (S’09) received the B.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), South Korea, in 2010, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2013. During his graduate study, he worked at circuit research labs with IBM, Yorktown Heights, NY, USA, and with Intel Corporation, Hillsboro, OR, USA, for on-chip voltage regulator design. He is currently pursuing the Ph.D. degree in electrical engineering at the University of Michigan, Ann Arbor. His research interests include design and analysis of on-chip voltage regulators such as switched-capacitor DC-DC converter and low-dropout regulator, in addition to energy-harvesting circuit design, and power management unit design for ultra-low power sensor system.

Mr. Bang received the 2008–2009 Hynix Semiconductor Scholarship, 2009 Excellency Fellowship from KAIST EEC, and 2010–2014 Doctoral Fellowship from Kwanjeong Educational Foundation in Korea. He also won the 2012 Intel/Analog Devices/Catalyst Foundation CICC Student Scholarship Award for reconfigurable sleep transistors for GIDL reduction.

Yoonmyung Lee (S’08–M’12) received the B.S. degree in electronic and electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2004, and the M.S. and Ph.D. degrees from the University of Michigan, Ann Arbor, MI, USA, in 2008 and 2012, respectively. During his Ph.D. study, he worked at research labs with Intel Corporation and IBM, exploring novel circuit designs for low power on-die interconnect fabrics and SRAM. He was a recipient of Samsung Scholarship and Intel Ph.D. fellowship. From 2012 to 2014, he was with University of Michigan as research faculty and recently joined Sungkyunkwan University, Korea, as an Assistant Professor. His research interests include energy-efficient integrated circuits design for low-power high-performance VLSI systems and millimeter-scale wireless sensor systems.

Zhiyong Foo received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, where he is currently a Research Fellow in electrical engineering. His research includes low cost and ultra-low power VLSI circuit systems integration.

Sechang Oh (S’12) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2011. He is currently pursuing the Ph.D. degree in electrical engineering at the University of Michigan, Ann Arbor, MI, USA. His research interests include low power sensor interfaces.

Gyouho Kim (S’12) received the B.S. and M.S. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2009 and 2011, respectively, where he is currently pursuing the Ph.D. degree in electrical engineering. His research interests include ultra-low power VLSI design for energy-constrained systems.
Yiqun Zhang (S’14) received the B.S. degree in electrical engineering and computer science, both from the University of Michigan, Ann Arbor, MI, USA, and Shanghai Jiaotong University, Shanghai, China, in 2013. She is currently working toward the Ph.D. degree at the University of Michigan, Ann Arbor.

Her research interests include fault tolerance circuits and error-resilient systems.

Dennis Sylvester (S’95–M’00–SM’04–F’11) received the Ph.D. degree in electrical engineering from the University of California, Berkeley, CA, USA, where his dissertation was recognized with the David J. Sakrison Memorial Prize as the most outstanding research in the UC-Berkeley EECS department.

He is a Professor of Electrical Engineering and Computer Science at the University of Michigan, Ann Arbor, MI, USA, and Director of the Michigan Integrated Circuits Laboratory (MICL), a group of ten faculty and 70+ graduate students. He has held research staff positions in the Advanced Technology Group of Synopsys, Mountain View, CA, USA, Hewlett-Packard Laboratories, Palo Alto, CA, USA, and visiting professorships at the National University of Singapore and Nanyang Technological University. He has published over 375 articles along with one book and several book chapters. His research interests include the design of millimeter-scale computing systems and energy efficient near-threshold computing. He holds 20 U.S. patents. He also serves as a consultant and technical advisory board member for electronic design automation and semiconductor firms in these areas. He co-founded Ambiq Micro, a fabless semiconductor company developing ultra-low power mixed-signal solutions for compact wireless devices.

Dr. Sylvester received an NSF CAREER award, the Beatrice Winner Award at ISSCC, an IBM Faculty Award, an SRC Inventor Recognition Award, and eight best paper awards and nominations. He is the recipient of the ACM SIGDA Outstanding New Faculty Award and the University of Michigan Henry Russel Award for distinguished scholarship. He serves on the technical program committee of the IEEE International Solid-State Circuits Conference and previously served on the executive committee of the ACM/IEEE Design Automation Conference. He has served as Associate Editor for IEEE TRANSACTIONS ON CAD and IEEE TRANSACTIONS ON VLSI SYSTEMS and Guest Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II.

David Blaauw (M’94–SM’07–F’12) received the B.S. degree in physics and computer science from Duke University, Durham, NC, USA, in 1986, and the Ph.D. degree in computer science from the University of Illinois, Urbana, IL, USA, in 1991.

After his studies, he worked for Motorola, Inc., Austin, TX, USA, where he was the manager of the High Performance Design Technology group. Since August 2001, he has been on the faculty at the University of Michigan, Ann Arbor, MI, USA, where he is a Professor. He has published over 450 papers and holds 40 patents. His work has focused on VLSI design with particular emphasis on ultra-low power and high performance design.

Dr. Blaauw was the Technical Program Chair and General Chair for the International Symposium on Low Power Electronic and Design. He was also the Technical Program Co-Chair of the ACM/IEEE Design Automation Conference and a member of the ISSCC Technical Program Committee.