



	# of Inputs	Gate Type	Test Set	
	2	AND/NAND	{00, 10, 11}	
	3	AND/NAND	{011, 101, 110, 111}	
	2	OR/NOR	{00, 01, 10}	
	3	OR/NOR	{00, 100, 010, 001}	
	, -	, - ,	·, 111 · · ·1 <mark>0</mark> , 111 · · ·11 ate has a unique minima	al set of n+1
		detects) all SLL		
tests that				
	00, 0 1 0 · · ·00	, 00 1 · · · 00, 00	0 · · ·0 1 , 000 · · ·00	





